Board Layout
www.ti.com
Figure 7. PCB Layer 2 (GND Plane)
Figure 8. PCB Layer 3 (Inner Signal Layer 1)
32
TPS65982 Evaluation Module
SLVUAF8C – June 2015 – Revised November 2015
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated