* Note: MSP430G2x33 devices only. MSP430G2x03 devices have no ADC10.
P1.3/ADC10CLK*/
A3*/VREF-*/VEREF-*
Direction
0: Input
1: Output
To Module
From ADC10 *
PxOUT.y
DVSS
DVCC
1
TAx.y
TAxCLK
Bus
Keeper
EN
1
0
PxIN.y
EN
D
PxSEL.y
PxREN.y
1
0
PxDIR.y
1
0,2,3
PxSEL2.y
PxSEL.y
1
0
INCHx = y *
To ADC10 *
To ADC10 VREF- *
1
0
VSS
SREF2 *
PxSEL.y
1
3
2
1
0
PxSEL2.y
PxIRQ.y
PxIE.y
EN
Set
Q
Interrupt
Edge
Select
PxSEL.y
PxIES.y
PxIFG.y
ADC10AE0.y *
PxSEL2.y
50
MSP430G2533, MSP430G2433, MSP430G2333, MSP430G2233
MSP430G2403, MSP430G2303, MSP430G2203
SLAS734G – APRIL 2011 – REVISED APRIL 2016
www.ti.com
Submit Documentation Feedback
Product Folder Links:
MSP430G2533 MSP430G2433 MSP430G2333 MSP430G2233 MSP430G2403 MSP430G2303
MSP430G2203
Detailed Description
Copyright © 2011–2016, Texas Instruments Incorporated
6.10.2 Port P1 Pin Diagram: P1.3, Input/Output With Schmitt Trigger
Figure 6-7
shows the port diagram.
Table 6-17
summarizes the selection of the pin functions.
Figure 6-7. Port P1 (P1.3) Diagram