Table 7-1. Pin Functions (continued)
PIN
I/O
DESCRIPTION
NAME
NO.
LS/LDO
D4
O
Load Switch or LDO output. Connect 2.2 µF of ceramic capacitance to this pin to assure
stability. Be sure to account for capacitance bias voltage derating when selecting the
capacitor. If LDO is not used, short to VINLS
VINLS
E4
I
Input to the Load Switch / LDO output. Connect at least 1 µF of ceramic capacitance from
this pin to ground.
BAT
A3, B3
I/O
Battery Connection. Connect to the positive terminal of the battery. Bypass BAT to GND with
at least 1 µF of ceramic capacitance.
TS
B4
I
Battery Pack NTC Monitor. Connect TS to a 10-kΩ NTC thermistor in parallel to a 10-kΩ
resistor. If TS function is not to be used connect a 5-kΩ resistor from TS to ground.
PG
B1
O
Open-drain Power Good status indication output. PG is pulled to GND when VIN is above
V
BAT
+ V
SLP
and less than V
OVP
. PG is high-impedance when the input power is not within
specified limits. Connect PG to the desired logic voltage rail using a 1-kΩ to 100-kΩ resistor,
or use with an LED for visual indication. PG can also be configured through I
2
C as a push-
button level shifted output ( MR), where the output of the PG pin reflects the status of the
MR input, but pulled up to the desired logic voltage rail using a 1-kΩ to 100-kΩ resistor. The
PG pin can also be configured as a general purpose open drain output.
VIO
E1
I
System IO supply. Connect to system IO supply to allow level shifting of input signals (SDA,
SCL, LP and CE) to the device internal digital domain. Connect to VDD when external IO
supply is not available.
NC
C3
I
No Connect. Connect to ground if possible for better thermal dissipation or leave floating. Do
not connect to a any voltage source or signal to avoid higher quiescent current.
SLUSEC5 – DECEMBER 2020
6
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links:
Содержание BQ25157
Страница 107: ...D Max E Max 2 045 mm Min 1 645 mm Min 1 985 mm 1 585 mm...
Страница 108: ......
Страница 109: ......