TM 11-6625-3145-14
Theory of Operation-318/338 Service
The write enable (WE) Clock circuit consists of A03U132B, A03R1 12B, A03R132, and A03C106. The output of
A03U132B is wire-ORed with the output of the STOP flag and goes to the write enable inputs of the ACQ memory devices
on the A04 board <8>.
During data acquisition, data acquired from the parallel data probes is written into memory at the location pointed to by the
address counter. At the end of the data acquisition phase, the output of the STOP flag pulls the WE signal line high, and
data acquisition stops.
The width of the WE pulse is determined by adjustable capacitor A03C106.
The address clock (ADRSCLK) circuit consists of A03U132A, A03R112A, A03R134, and A03C104. The address clock
pulse generated by this circuit is applied to the clock inputs of address counter A04U136 and A04U138 on the A04 board
<8>.
During data acquisition, the address clock pulse, ADRSCLK, is routed to the address counter, which supplies the location
for the ACQ memory on the A04 board.
In the data read mode, the address clock is generated by STEP CLOCK.
The width of the address clock is determined by A03C104 <6>.
The trigger clock circuit consists of A03U130B, A03DL104A, A03DL104B, A03U142A, and A03U142B. The pulse
generated by the A03U130B and A03DL104B travels through A03DL104A to the trigger sequencer flags, at A03U150 and
A03U148, and LSI-A <7>. TRIGCLK1 goes to LSI-A; TRIGCLK2 goes to the trigger sequencer flags.
The trigger sequencer advances at the rate of the TRIG Clock as events are recognized.
NOTE
Refer to Figure 4-3 for a simplified block diagram of the ACQ control circuitry on
schematic <7>.
EXTERNAL OR GLITCH TRIGGER CIRCUIT <7>
The external or glitch trigger circuit consists of A03U122A, A03U122B, A03U124A, and A03DL1 06A.
The external trigger polarity is selected by gates A03U122A and A03U122B.
The polarity data EXT
↑
and EXT
↓
come from qualify register A03U106 <5>.
The external trigger signal selected is fed into the clock input of A03U124A. The glitch trigger is connected to the reset pin
and the TRIG QUAL signal is connected to the set pin.
Flip-flop A03U124A is enabled while TRIG QUAL is low. The output of EXTVG FLAG is connected to the input of one of
the retiming flip-flops (A03U138A).
RETIMING FLIP-FLOP <6>
The retiming flip-flops consist of A03U138A, A03U138B, A03U136A, A03U136B, and A03U134A.
The signals TRIG A, TRIG B, TRIG C, EXTVG FLAG, and TRIG QUAL are latched into each flip-flop by the retiming clock
(RETIMING CLK).
4-13
Содержание 318
Страница 119: ...318 VERIFICATION AND ADJUSTMENT PROCEDURES ...
Страница 182: ...338 VERIFICATION AND ADJUSTMENT PROCEDURES ...
Страница 253: ...318 ___________________ TROUBLESHOOTING TREES ...
Страница 269: ...TM 11 6625 3145 14 Maintenance Troubleshooting 318 338 Service Figure 7 7 318 Word recognizer test ...
Страница 278: ...TM 11 6625 3145 14 Maintenance Troubleshooting 31 8 338 Service Figure 7 10 318 N and DELAY counter test 7 25 ...
Страница 313: ...TM 11 6625 3145 14 Figure 7 19 Troubleshooting Tree 8 Data Acquisition ACQ A01 A02 Sheet 4 of 6 7 60 ...
Страница 344: ...338 TROUBLESHOOTING TREES ...
Страница 362: ...TM 11 6625 3145 14 Maintenance Troubleshooting 318 338 Service 4434 567 Figure 7 39 338 Word recognizer test 7 109 ...
Страница 371: ...TM 11 6625 3145 14 Maintenance Troubleshooting 318 338 Service 4434490 Figure 7 42 338 N and DELAY counter test 7 118 ...
Страница 421: ...TM 11 6625 3145 14 Maintenance Troubleshooting 318 338 Service Figure 7 55 Troubleshooting Tree 12 T H A01 A02 7 169 ...
Страница 517: ...TM 11 6625 3145 14 318 338 4434 923 318 Block Diagram ...
Страница 518: ...TM 11 6625 3145 14 318 338 4434 924 338 Block Diagram ...
Страница 519: ...TM 11 6625 3145 14 318 338 4434 925 318 Acquisition Module Wiring Diagram ...
Страница 520: ...TM 11 6625 3145 14 318 338 4434 926 318 338 Mainframe Wiring Diagram ...
Страница 521: ...TM 11 6625 3145 14 318 338 4434 926 338 Acquisition Module Wiring Diagram ...
Страница 522: ...TM 11 6625 3145 14 318 338 4434 928 Figure 9 1 318 A01 Input A Board Component Locations ...
Страница 526: ...TM 11 6625 3145 14 ...
Страница 528: ...TM 11 6625 3145 14 Figure 9 3 318 338 A03 ACQ Control Board Component Locations ...
Страница 532: ...TM 11 6625 3145 14 ...
Страница 536: ...TM 11 6625 3145 14 ...
Страница 538: ...TM 11 6625 3145 14 ...
Страница 539: ...TM 11 6625 3145 14 ...
Страница 540: ...TM 11 6625 3145 14 ...
Страница 541: ...TM 11 6625 3145 14 ...
Страница 542: ...TM 11 6625 3145 14 Figure 9 8 318 338 A10 CRT Board Component Locations ...
Страница 544: ...TM 11 6625 3145 14 Figure 9 9 318 338 A11 Inverter Board component Locations ...
Страница 546: ...TM 11 6625 3145 14 Figure 9 10 318 338 A12 Regulator Board Component Locations ...
Страница 548: ...TN 11 6625 3145 14 Figure 9 11 318S1 338S1 A07 Serial RS232 Non Volatile Memory Board Component Locations ...
Страница 551: ...TM 11 6625 3145 14 Figure 9 12 338 A01 Input A Board Component Locations ...
Страница 553: ...TM 11 6625 3145 14 318 338 SERVICE ...
Страница 554: ......
Страница 555: ...PIN 058584 ...