Supero SuperServer 5017GR-TF, Руководство пользователя

Страница: 50 / 100

5-18
S
UPER
S
ERVER 5017GR-TF User's Manual
Chassis Intrusion
A Chassis Intrusion header is located
at JL1 on the motherboard. Attach the
appropriate cable from the chassis to
inform you of a chassis intrusion when
the chassis is opened.
Chassis Intrusion
Pin Defi nitions (JL1)
Pin# Defi nition
1 Intrusion Input
2 Ground
Legacy Wake-On-LAN Header
The onboard LAN ports (LAN1 and
LAN2) do not need a WOL header
to support a Wake-On-LAN func-
tion. The legacy WOL header was
rereserved to provide convenience
for some embedded customers who
need an internal power source from
the board. See the table on the right
for pin defi nitions.
Wake-On-LAN
(JSTBY1)
Pin Defi nitions
Pin# Defi nition
1 +5V Standby
2 Ground
3 Wake-up
System Management Bus
A System Management Bus header
for the IPMI slot is located at JIPMB1.
Connect the appropriate cable here
to use the IPMB I2C connection on
your system.
System Management
Bus (JIPMB1)
Pin# Defi nition
1 Data
2 Ground
3 Clock
4 No Connection
Power Supply I2C
The Power Supply I2C Connector,
located at JI2C1, monitors the status
of the power supply, fan and system
temperature. See the table on the right
for pin defi nitions.
PWR Supply (I2C)
Pin Defi nitions
Pin# Defi nition
1 Clock
2 Data
3 PWR Fail
4 Ground
5 3.3V
DOM PWR Connector
The Disk-On-Module (DOM) power
connector, located at JSD1, provides
5V (Gen1/Gen) power to a solid-state
DOM storage device connected to one
of the SATA ports. See the table on the
right for pin defi nitions.
DOM PWR (JSD1)
Pin Defi nitions
Pin# Defi nition
1 5V
2 Ground
3 Ground