![Stec M16SD2S 100U Series Скачать руководство пользователя страница 61](http://html1.mh-extra.com/html/stec/m16sd2s-100u-series/m16sd2s-100u-series_product-manual_1369105061.webp)
MACH16
S
LIM
L
ITE
3Gbps
SATA
S
TANDARD
S
OLID
-S
TATE
D
RIVE
P
ART
N
UMBER
:
M16SD2S(3)-
XXX
U(T)(X)-XXX
D
OCUMENT
N
UMBER
:
61000-07132-311
R
EVISION
N
UMBER
:
3.11
R
EVISION
D
ATE
:
01/15/2013
61
54-58
X
Obsolete
59
M
15 1 = The BLOCK ERASE EXT command is supported.
14 1 = The OVERWRITE EXT command is supported.
13 1 = The CRYPTO SCRAMBLE EXT command is supported.
12 1 = The Sanitize Feature Set is supported.
11:9 Reserved
B
V
8 1 = Multiple Logical Sector setting is valid.
B
V
7:0 Current setting for number of logical sectors that shall be
transferred per DRQ data block on READ/WRITE Multiple
commands.
60-61
M
B
F
Total Number of User-Addressable Logical Sectors for 28-Bit Commands
(DWord)
62
X
Obsolete
63
M
F
15:11 Reserved
P
V
10 1 = Multiword DMA Mode 2 is selected.
P
0 = Multiword DMA Mode 2 is not selected.
P
V
9 1 = Multiword DMA Mode 1 is selected.
P
0 = Multiword DMA Mode 1 is not selected.
P
V
8 1 = Multiword DMA Mode 0 is selected.
0 = Multiword DMA Mode 0 is not selected.
F
7:3 Reserved
P
F
2 1 = Multiword DMA Mode 2 and below are supported.
P
F
1 1 = Multiword DMA Mode 1 and below are supported.
P
F
0 1 = Multiword DMA Mode 0 is supported.
64
M
F
15:8 Reserved
P
F
7:0 PIO Modes supported.
65
M
Minimum Multiword DMA Transfer Cycle Time per Word
P
F
15:0 Cycle Time in nanoseconds.
66
M
Manufacturer’s Recommended Multiword DMA Transfer Cycle Time
P
F
15:0 Cycle Time in nanoseconds.
67
M
Minimum PIO Transfer Cycle Time without Flow Control
P
F
15:0 Cycle Time in nanoseconds.