Sony WLL-CA55, Руководство по обслуживанию

Страница: 89 / 174

4-3
WLL-CA55
1
2
3
4
5
6
7
8
AINR
IN
AINL
IN
NC
VCOM
OUT
A.GND
A.V
CC
D.V
CC
D.GND
16
15
14
13
12
11
10
9
TST
IN
TTL
IN
DIF
IN
PDN
IN
SCLK
IN
MCLK
IN
LRCK
IN
SDTO
OUT
24-BIT AUDIO A/D CONVERTER
—TOP VIEW—
INPUTS
AINL
AINR
DIF
LRCK
MCLK
PDN
SCLK
TST
TTL
OUTPUTS
SDTO
VCOM
OTHER
NC
: ANALOG CHANNEL L
: ANALOG CHANNEL R
: SERIAL INTERFACE FORMAT
: L/R CHANNEL SELECT CLOCK
: MASTER CLOCK
: POWER-DOWN
: AUDIO SERIAL DATA CLOCK
: TEST
: DIGITAL INPUT LEVEL SELECT
: AUDIO SERIAL DATA
: COMMON VOLTAGE
: NO CONNECTION
DECLMATION
FILTER
DECLMATION
FILTER
SDTO
8
∆
∑
MODULATOR
AINL
2
∆
∑
MODULATOR
AINR
1
SERIAL I/O
INTERFACE
SCLK
12
LRCK
10
DIF
14
VOLTAGE
REFERENCE
VCOM
4
CLOCK
DIVIDER
MCLK
11
13
16
PDN
TST
TTL
15
IC Page or ID No.
TLC7733IPWR-12 .................................................... TLC7733IPWR
TMS320VC5409APGE16 ........................................................... 4-9
UPC4062G2 ........................................................................ RC4558
UPC842G2-E2 .................................................................... RC4558
UPD6466GS-515 ............................................ UPD6466GS-502-E2
UPD6466GS-515-E2 ...................................... UPD6466GS-502-E2
XC18V02VQG44C ................................................ XC18V02VQ44C
XC2S150-5FGG456C ................................. XC2S150-5FG456CES
OTHER Page or ID No.
HCPL-0630-500 ............................................................... MA009-01
Index, IC
[|IC|]
AK4352VT-E2 (AKM)
MULTI-BIT D/A CONVERTER
—TOP VIEW—
1
2
3
4
5
6
7
8
MCLK
IN
PD
IN
BICK
IN
SDATA
IN
LRCK
IN
DIF0
IN
DIF1
IN
DEM
IN
16
15
14
13
12
11
10
9
CKS
IN
VCML
OUT
AOUTL
OUT
AOUTR
OUT
VCMR
OUT
VREF
IN
V
CC
GND
: SERIAL BIT CLOCK
: MASTER CLOCK SELECT
: DE-EMPHASIS ENABLE
: SERIAL DATA INPUT FORMAT SELECT
: L/R CLOCK
: MASTER CLOCK
: POWER-DOWN
: AUDIO DATA
: REFERENCE VOLTAGE
: L-CH ANALOG SIGNAL
: R-CH ANALOG SIGNAL
: L-CH COMMON VOLTAGE
: R-CH COMMON VOLTAGE
INPUTS
BICK
CKS
DEM
DIF0, DIF1
LRCK
MCLK
PD
SDATA
VREF
OUTPUTS
AOUTL
AOUTR
VCML
VCMR
SDATA VREF
AOUTR
AOUTL
VCML
DIF0
LPF
LPF
6
7
4
3
5
15
13
11
12
8 x
INTERPOLATOR
8 x
INTERPOLATOR
∆
∑
MODULATOR
∆
∑
MODULATOR
CKS MCLK
1 16
CLOCK DIVIDER
VCMR
14
DIF1
DEM
PD
DE-EMPHASIS
CONTROL
8 2
SERIAL INPUT
INTERFACE
LRCK
BICK
AK5380VT-E2 (AKM)