![Sony STR-DA7100ES - Fm Stereo/fm-am Receiver Скачать руководство пользователя страница 77](http://html.mh-extra.com/html/sony/str-da7100es-fm-stereo-fm-am-receiver/str-da7100es-fm-stereo-fm-am-receiver_service-manual_416748077.webp)
77
77
STR-DA7100ES
STR-DA7100ES
6-17. SCHEMATIC DIAGRAM – DIGITAL BOARD (2/8) –
C2139
EB2001
EB2002
R2184
FB2026
C2144
R2182
R2176
R2177
R2178
R2179
C2142
FB2025
C2129
R
2
16
6
R
2
16
4
C2128
C2141
C2124
C
2
1
3
6
IC2033
R2183
R2170
R2172
IC2028
C2121
C
2
1
2
5
R
2
16
1
R
2
1
5
9
R
2
1
5
6
R
2
1
5
3
R
2
1
5
1
R
2
1
4
9
IC2029
C2140
C2085
R
2
1
5
5
R
2
1
5
2
R
2
1
5
0
R
2
1
4
8
C
2
1
2
3
R
2
1
6
2
R
2
1
6
7
R2154
R2145
R2146
C2117
R2411
C2122
C2134
C2118
R2157
IC2027
C2126
R2158
R2160
R2163
R2165
R2018
R2097
FB2020
C2088
CN2004
D2008
C2091
C2092
C2090
C2089
IC2022
CN2005
0.1
220
0.1
0
100
100
100
100
100
16V
0.1
1
0
0
1
0
0
0.1
0.1
0.1
0
.1
TC7WH74FU
0
100
100
CXD9722TQ
0.1
0
.1
1
0
0
1
0
0
1
0
0
1
0
0
1
0
0
1
0
0
MSM56V16160F-8T
0.1
0.1
1
0
0
1
0
0
1
0
0
1
0
0
0
.1
1
0
0
1
0
0
1k
100
100
0.1
0
0.1
0.1
0.1
10k
SN74AHC1G08DCKR
0.01
100
100
100
100
47
0
10
50V
50P
RB051L-40
0.1
10
50V
0.1
10
50V
TC7WH74FU
2P
A1
A2
C1
C2
C3
C4
E
1
E
2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
COM1-DATA
COM1-CLK
D+3.3V
DGND
DO1
DO2
DO3
DO4
BCKO
LRCKO
T/A-SO
T/A-XCS
T/A-XRST
D/A MCK
DSP3.3V
SMASTER-MCK
DSP_MOSI
DSP_SPICLK
SF_CPU_CE
DSP_MISO
DSP_INT
DSP_SPIDS
DSP_RESET
SF_DSP_MAS
ERROR
DSP 2.5V
A4
A5
A6
A7
A
8
A
9
C
K
E
C
L
K
D8
D9
D10
D11
D12
D13
D14
D15
D0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
A
0
A
1
A
2
A
3
A
1
0
A
1
1
C
S
R
A
S
C
A
S
W
E
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
W
E
C
A
S
R
A
S
C
S
A
1
1
A
1
0
A
0
A
1
A
2
A
3
C
K
E
A
6
A
4
A
8
A
7
A
5
A
9
C
L
K
D
1
5
D
1
4
D
1
3
D
1
2
D
1
1
D
1
0
D
9
D
8
GND
GND
GND
GND
GND
GND
BCK
LRCK
SI_A
SI_B
SI_C
SI_D
SI_E
DSP_BCK
SO_A
SO_E
SO_B
SO_C
SO_D
DSP_RESET
∗
DSP_INT
DIR_RERR
SF_DSP_MAS
SF_CPU_CE
∗
DSP_SPIDS
∗
DSP_MISO
DSP_MOSI
PWR_INT
PWR_EXT
PWR_EXT
PWR_EXT
PWR_EXT
PWR_INT
PWR_INT
PWR_INT
GND
GND
DSP_SPICLK
DSP_LRCK
GND
GND
RESERVED
RESERVED
RESERVED
DIR_NONAU
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
GND
GND
GND
GND
MCK
(CHASSIS)
(CHASSIS)
(2/8)
LEVEL SHIFT
LIP SYNC ADJUST
SD-RAM
1/2 DIVIDER
SHIFT REGISTER
1.2V
1.2V
(Page 81)
(Page 85)
(Page 76)
(Page 78)
(Page 79)
(Page 82)
(Page 80)
(Page 85)
•
See page 158 for IC Block Diagrams.
•
See page 35 for IC Pin Function Description.