![Sony STR-DA7100ES - Fm Stereo/fm-am Receiver Скачать руководство пользователя страница 42](http://html.mh-extra.com/html/sony/str-da7100es-fm-stereo-fm-am-receiver/str-da7100es-fm-stereo-fm-am-receiver_service-manual_416748042.webp)
42
STR-DA7100ES
ILINK BOARD IC3002 HD6432365A19FV-TAA70 (I. LINK SYSTEM CONTROLLER)
Pin No.
Pin Name
I/O
Description
1, 2
MD0, MD1
-
Not used
3, 4
VSS
-
Ground terminal
5
MD2
-
Not used
6
VCC
-
Power supply terminal (+3.3V)
7
A0
-
Not used
8 to 11
A1 to A4
O
Address signal output to the i. link interface and flash memory
12
VSS
-
Ground terminal
13 to 20
A5 to A12
O
Address signal output to the i. link interface and flash memory
21
VSS
-
Ground terminal
22 to 25
A13 to A16
O
Address signal output to the i. link interface and flash memory
26
VSS
-
Ground terminal
27 to 29
A17 to A19
O
Address signal output to the i. link interface and flash memory
30 to 33
A20 to A23
-
Not used
34
EMLE
-
Not used
35, 36
VSS
-
Ground terminal
37
TD0
-
Not used
38
NMI
-
Not used
39
VCC
-
Power supply terminal (+3.3V)
40
ARMRST
O
System reset signal output to the i. link interface “L”: reset
41 to 56
-
-
Not used
57 to 63
D0 to D6
I/O
Two-way data bus with the i. link interface and flash memory
64
VSS
-
Ground terminal
65
D7
I/O
Two-way data bus with the i. link interface and flash memory
66
VCC
-
Power supply terminal (+3.3V)
67
NC
-
Not used
68
VSS
-
Ground terminal
69 to 76
D8 to D15
I/O
Two-way data bus with the i. link interface and flash memory
77
WAIT
I
Bus wait request signal input from the i. link interface
78, 79
CS5, CS6
-
Not used
80
LWR
-
Not used
81
HWR
O
Read/write enable signal output to the i. link interface and flash memory
82
RD
O
Read data output to the i. link interface and flash memory
83
-
-
Not used
84
PLLVCC
-
Power supply terminal (+3.3V)
85
RES
I
System reset signal input from the main system controller “L”: reset
86
PLLVSS
-
Ground terminal
87
CLK
O
Serial data transfer clock signal output to the i. link interface
88
VSS
-
Ground terminal
89
XTAL
O
System clock output terminal (24.576 MHz)
90
EXTAL
I
System clock input terminal (24.576 MHz)
91, 92
VCC
-
Power supply terminal (+3.3V)
93, 94
-
-
Not used
95
VSS
-
Ground terminal
96
STBY
-
Not used
97
-
-
Not used
98
CS_MEMZ
O
Chip select signal output to the i. link interface
99, 100
VSS
-
Ground terminal
101
CS2
O
Chip select signal output to the flash memory