64
HCD-CP500K/CP500MD
• IC151 CXD2662R DIGITAL SIGNAL PROCESSOR, DIGITAL SERVO SIGNAL PROCESSOR (BD BOARD)
Pin No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31 to 34
35
36 to 40
41
42
43
44
45
46
47
I/O
O
O
O
O
I
I (S)
I (S)
O (3)
O (3)
I (S)
O
O
I
O
I
I
O
I
I
I
O
I
I
I
I
O
O
O
O
—
O
O
O
O
—
O
O
O
O
O
Pin Name
MNT0 (FOK)
MNT1 (SHCK)
MNT2 (XBUSY)
MNT3 (SLOC)
SWDT
SCLK
XLAT
SRDT
SENS
XRST
SQSY
DQSY
RECP
XINT
TX
OSCI
OSCO
XTSL
DIN0
DIN1
DOUT
DADTI
LRCKI
XBCKI
ADDT
DADT
LRCK
XBCK
FS256
DVDD
A03 to A00
A10
A04 to A08
A11
DVSS
XOE
XCAS
A09
XRAS
XWE
Description
Function FOK signal output to the system control (monitor output)
“H” is output when focus is on (Not used)
Track jump detection signal output to the system control (monitor output)
Monitor 2 output to the system control (monitor output)
Monitor 3 output to the system control (monitor output) (Not used)
Writing data signal input from the system control
Serial clock signal input from the system control
Serial latch signal input from the system control
Reading data signal output to the system control
Internal status (SENSE) output to the system control
Reset signal input from the system control “L”: Reset
Subcode Q sync (SCOR) output to the system control
“L” is output every 13.3 msec. Almost all, “H” is output
Digital In U-bit CD format or MD format subcode Q sync (SCOR) output to the system control
Laser power switching input from the system control “H”: Recording, “L”: Playback
Interrupt status output to the system control
Recording data output enable input from the system control
System clock input (512Fs=22.5792 MHz)
System clock output (512Fs=22.5792 MHz) (Not used)
System clock frequency setting “L”: 45.1584 MHz, “H”: 22.5792 MHz (Fixed at “H”)
Digital audio input (Optical input)
Digital audio input (Optical input) (Fixed at “L”)
Digital audio output (Optical output) (Open)
Serial data input (Fixed at “L”)
LR clock input “H” : Lch, “L” : R ch (Fixed at “L”)
Serial data clock input (Fixed at “L”)
Data input from the A/D converter
Data output to the D/A converter (Not used)
LR clock output for the A/D and D/A converter (44.1 kHz) (Not used)
Bit clock output to the A/D and D/A converter (2.8224 MHz) (Not used)
11.2896 MHz clock output (Not used)
+3V power supply (Digital)
DRAM address output
DRAM address output (Not used)
DRAM address output
DRAM address output (Not used)
Ground (Digital)
Output enable output for DRAM
CAS signal output for DRAM
Address output for DRAM
RAS signal output for DRAM
Write enable signal output for DRAM
* I (S) stands for Schmidt input, I (A) for analog input, O (3) for 3-state output, and O (A) for analog output in the column I/O
Содержание HCD-CP500K
Страница 7: ...7 HCD CP500K CP500MD SERVICE POSITION OF THE TAPE MECHANISM DECK Tape mechanism deck CN301 CN303 ...
Страница 39: ...39 HCD CP500K CP500MD MEMO ...
Страница 47: ...HCD CP500K CP500MD 47 47 7 4 SCHEMATIC DIAGRAM CD BOARD Page 52 ...
Страница 49: ...HCD CP500K CP500MD 49 49 7 6 SCHEMATIC DIAGRAM BD BOARD 1 2 Page 50 Page 50 Page 50 ...
Страница 50: ...HCD CP500K CP500MD 50 50 7 7 SCHEMATIC DIAGRAM BD BOARD 2 2 Page 49 Page 49 Page 49 Page 57 Page 57 ...
Страница 55: ...HCD CP500K CP500MD 55 55 7 12 SCHEMATIC DIAGRAM TC BOARD IC B D Page 52 ...
Страница 57: ...HCD CP500K CP500MD 57 57 7 14 SCHEMATIC DIAGRAM DIGITAL BOARD IC B D IC B D IC B D Page 50 Page 50 Page 52 ...
Страница 59: ...HCD CP500K CP500MD 59 59 7 16 SCHEMATIC DIAGRAM CONTROL SECTION Page 53 Page 52 Page 52 ...
Страница 93: ...93 HCD CP500K CP500MD MEMO ...