CXD5602 User Manual
-
935/1010
-
3.14.3
Clock and Reset Control
Using clock control, clock switching, frequency control by frequency division switching, and clock supply/stop
can be performed. Using reset control, reset assert/release of each block can be performed. The API is used for the
control.
3.14.3.1
SYSIOP Clock Configuration Diagram
Figure SYSIOP Clock and Reset Control-116 shows the SYSIOP clock configuration diagram. Within the figure,
the SEL(number), DIV(number), and CG(SYS/SUB number) are linked to the numbers within Table SYSIOP
Clock and Reset Control-802, Table SYSIOP Clock and Reset Control-807, and Table SYSIOP Clock and Reset
Control-808. For areas where the register names are directly indicated in the figure, refer to the descriptions in
each corresponding Section.
Содержание CXD5602
Страница 1: ...CXD5602 User Manual 1 1010 CXD5602 User Manual ...
Страница 36: ...CXD5602 User Manual 36 1010 2 3 Block Diagram Figure Block Diagram 1 CXD5602 Block Diagram ...
Страница 144: ...CXD5602 User Manual 144 1010 GNSS_RAMMODE_SEL 0x3F000FFF SRAM GNSS BB 0 5 ON ...
Страница 835: ...CXD5602 User Manual 835 1010 enable disable ...
Страница 1007: ...CXD5602 User Manual 1007 1010 Revision History Date Revision Description 2019 07 05 1 0 0 Initial version ...