Sony BKDS-PA3291, Руководство по обслуживанию

Страница: 84 / 140

6-6
BVS-A3232/V3232
IC
VIDEO SYNC SEPARATOR
—TOP VIEW—
COMPOSITE
SYNC
OUT
COMPOSITE
VIDEO
IN
VERTICAL
SYNC
OUT
ODD/EVEN
OUT
RSET
BURST/BACK
OUT
TIMING CHART
COMPOSITE
VIDEO IN
COMPOSITE
SYNC OUT
VERTICAL
SYNC OUT
BURST OUT
ODD/EVEN OUT
GND
(+5 to +12V)
V
CC
COMPOSITE
VIDEO
RSET
COMPOSITE
SYNC
VERTICAL
SYNC
ODD/EVEN
BURST/BACK
1
2
3
4
8
7
6
5
1
3
7
5
C
2
6
C
R
LM1881M (NS)FLAT PACKAGE
+
–
1 8
7
6
5
2
3
4
V+ GND
OUT IN +
IN – BALANCE STROBE
BALANCE V–
VOLTAGE COMPARATOR WITH STROBE
—TOP VIEW—
LM311PS (TI)FLAT PACKAGE
LM311PS-E05
VIDEO AMPLIFIER
—TOP VIEW—
NC NC
NC
V
EE
(–5 to –12V)
V
CC
(+5 to +12V)
8 7 6 5
2 1 3 4
3
2
6
OUT
OUT
IN(+)
IN(+)
IN(–)
IN(–)
+
–
LT1252CS8 (LINEAR TECH)FLAT PACKAGE
LT1252CS8-E2
C-MOS 1M (128k X 8)-BIT UV EPROM
-TOP VIEW-
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
V
PP
GND
A16
IN
A15
IN
A12
IN
A7
IN
A6
IN
A5
IN
A4
IN
A3
IN
A2
IN
A1
IN
A0
IN
D0
IN/OUT
D1
IN/OUT
D2
IN/OUT
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
PGM
IN
A14
IN
A13
IN
A8
IN
A9
IN
A11
IN
OE
IN
A10
IN
CE
IN
D7
IN/OUT
D6
IN/OUT
D5
IN/OUT
D4
IN/OUT
D3
IN/OUT
V
DD(+5V)
NC
12
11
10
9
8
7
6
5
27
26
23
25
4
28
29
3
2
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
A16
D0
D1
D2
D3
D4
D5
D6
D7
13
14
15
17
18
19
20
21
CE PGM OE
22 31 24
A0 - A16
CE
OE
PGM
D0 - D7
V
PP
; ADDRESS INPUTS
; CHIP ENABLE INPUT
; OUTPUT ENABLE
; PROGRAM INPUT
; DATA INPUTS/OUTPUTS
; PROGRAMMING VOLTAGE INPUT
1
0
X
V
H
HI-Z
; HIGH LEVEL
; LOW LEVEL
; DON'T CARE
; 12.0V ± 0.5V
; HIGH IMPEDANCE
READ
OUTPUT DISABLE
STANDBY
PROGRAM
PROGRAM VERIFY
PROGRAM INHIBIT
ELECTRONIC SIGNATURE
MODE CE
0
0
1
0
0
1
0
OE
0
1
X
1
0
X
0
A9
X
X
X
X
X
X
V
H
PGM
X
X
X
0
1
X
1
V
PP
X
X
X
V
PP
V
PP
V
PP
V
PP
OUTPUT
D
OUT
HI-Z
HI-Z
D
IN
D
OUT
HI-Z
CODE
M27C1001-12F1 (SGS)
OE, CE
AND PROGRAM
LOGIC
Y
DECODER
OUTPUT
BUFFERS
Y
GATING
1,048,576
CELL MATRIX
X
DECODER
PGM
OE
CE
ADDRESS
INPUTS
A0 - A16
31
24
22
2-12, 23
25-29
13 15 17 21
DATA OUTPUTS
D0 - D7
V
PP
V
DD
GND
1
32
16