Sony BKDS-PA3291, Руководство по обслуживанию

Страница: 82 / 140

6-4
BVS-A3232/V3232
IC
C-MOS I/O PORT EXPANDER
—TOP VIEW—
V
DD
2
(+5 V)
GND
52
53
54
55
56
57
58
59
60
61
62
63
64
32
31
30
29
28
27
26
25
24
23
22
21
20
51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
GND
GND
V
DD
1
(+5 V)
GND
PIN
No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
IN OUT SYMBOL
NC
NC
PB1
PB2
PB3
PB4
PB5
PB6
PB7
GND
PC0
PC1
PC2
PC3
PC4
PC5
PIN
No.
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
IN OUT SYMBOL
PC6
PC7
NC
PD0
PD1
PD2
PD3
PD4
GND
V
DD (+5 V)
PD5
PD6
PD7
D0
D1
D2
PIN
No.
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
IN OUT SYMBOL
NC
NC
D3
D4
D5
D6
D7
CLR
RST
GND
WR
RD
CS
A0
A1
A2
PIN
No.
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
IN OUT SYMBOL
PX0
PX1
NC
PX2
PX3
PA0
PA1
PA2
GND
V
DD (+5 V)
PA3
PA4
PA5
PA6
PA7
PB0
CXD1095Q (SONY)
30
31
32
35
36
37
38
39
49
50
52
53
46
47
48
45
44
43
41
40
D0
D1
D2
D3
D4
D5
D6
D7
PX0
PX1
PX2
PX3
A0
A1
A2
CS
RD
WR
RST
CLR
PA0
PA1
PA2
PA3
PA4
PA5
PA6
PA7
PB0
PB1
PB2
PB3
PB4
PB5
PB6
PB7
PC0
PC1
PC2
PC3
PC4
PC5
PC6
PC7
PD0
PD1
PD2
PD3
PD4
PD5
PD6
PD7
54
55
56
59
60
61
62
63
64
3
4
5
6
7
8
9
11
12
13
14
15
16
17
18
20
21
22
23
24
27
28
29
CS
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
RD
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
X
WR
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
X
A2
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
X
A1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
X
A0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
X
PORT A DATA BUS
PORT B DATA BUS
PORT C DATA BUS
PORT D DATA BUS
PORT X DATA BUS
DATA BUS PORT A
DATA BUS PORT B
DATA BUS PORT C
DATA BUS PORT D
DATA BUS PORT X
DATA BUS CTL REG. 1
DATA BUS CTL REG. 2
DATA BUS ; HI-Z
MODE
0
1
X
HI-Z
; LOW LEVEL
; HIGH LEVEL
; DON'T CARE
; HIGH IMPEDANCE
D0-D7
CS
RD
WR
A0-A2
RST
CLR
PA0-PA7
PB0-PB7
PC0-PC7
PD0-PD7
PX0-PX3
; DATA BUS INPUTS/OUTPUTS
; CHIP SELECT INPUT
; READ STROBE INPUT
; WRITE STROBE INPUT
; ADDRESS INPUT
; RESET INPUT
; CLEAR INPUT
; PORT A INPUTS/OUTPUTS
; PORT B INPUTS/OUTPUTS
; PORT C INPUTS/OUTPUTS
; PORT D INPUTS/OUTPUTS
; PORT X INPUTS/OUTPUTS
LATCH
8 8
8
8
LATCH
8
8
8
8
LATCH
8
8
8 8
8
LATCH
4 4
4
LATCH
PX0-PX3
(PORT X)
PD0-PD7
(PORT D)
PC0-PC7
(PORT C)
PB0-PB7
(PORT B)
PA0-PA7
(PORT A)
D0-D7
(DATA BUS)
40
CLR
DATA
SELECT
CONTROL
48
A2
47
A1
46
A0
43
WR
44
RD
45
CS
41
RST
VIDEO SIGNAL CLAMPER
— TOP VIEW —
V
CC
(+5 V)
14 13 12 11 10 9 8
1 2 3 4 5 6 7
V
IN
FV
IN
TP5 V
OUT
SENS
+
V IN
E OUT
NC V
EE
(–5 V)
NC NC
E
OUT
CP
IN
PEDE TP12
1
3
9
8
10
2
V OUT
7
FV IN
PEDE
SENS
CP IN
CP IN
E OUT
FV IN
PEDE
SENS
TP5, TP12
V IN
V OUT ; CLAMP PULSE INPUT
; BUFFER AMP OUTPUT
; FLOATING VIDEO SIGNAL INPUT
; CLAMP LEVEL DC INPUT
; CLAMP POINT SIGNAL INPUT
; FOR TEST
; VIDEO SIGNAL INPUT
; VIDEO SIGNAL OUTPUT
1
E. F V IN
3
FV IN
2
E OUT
7
V OUT
E. F
9
PEDE +
8
SENS –
SAMPLE
&
HOLD
MODE
SELECTOR
10
CP IN
CXA1432M (SONY)FLAT PACKAGE
CXA1432M-T4