S i M 3 L 1 x x
48
Rev 1.1
4.7. Communications Peripherals
4.7.1. USART (USART0)
The USART uses two signals (TX and RX) to communicate serially with an external device. In addition to these
signals, the USART module can optionally use a clock (UCLK) or hardware handshaking (RTS and CTS).
The USART module provides the following features:
Independent transmitter and receiver configurations with separate 16-bit baud rate generators.
Synchronous or asynchronous transmissions and receptions.
Clock master or slave operation with programmable polarity and edge controls.
Up to 5 Mbaud (synchronous or asynchronous, TX or RX, and master or slave) or 1 Mbaud Smartcard (TX
or RX).
Individual enables for generated clocks during start, stop, and idle states.
Internal transmit and receive FIFOs with flush capability and support for byte, half-word, and word reads
and writes.
Data bit lengths from 5 to 9 bits.
Programmable inter-packet transmit delays.
Auto-baud detection with support for the LIN SYNC byte.
Automatic parity generation (with enable).
Automatic start and stop generation (with separate enables).
Transmit and receive hardware flow-control.
Independent inversion correction for TX, RX, RTS, and CTS signals.
IrDA modulation and demodulation with programmable pulse widths.
Smartcard ACK/NACK support.
Parity error, frame error, overrun, and underrun detection.
Multi-master and half-duplex support.
Multiple loop-back modes supported.
Multi-processor communications support.
4.7.2. UART (UART0)
The low-power UART uses two signals (TX and RX) to communicate serially with an external device.
The UART0 module can operate in PM8 mode by taking the clock directly from the RTC0 time clock (RTC0TCLK)
and running from the low power mode charge pump. This will allow the system to conserve power while
transmitting or receiving UART traffic. The UART supports standard baud-rates of 9600, 4800, 2400 and 1200 in
this low power mode.
The UART0 module provides the following features:
Independent transmitter and receiver configurations with separate 16-bit baud rate generators.
Asynchronous transmissions and receptions.
Up to 5 Mbaud (TX or RX).
Internal transmit and receive FIFOs with flush capability and support for byte, half-word, and word reads
and writes.
Data bit lengths from 5 to 9 bits.
Programmable inter-packet transmit delays.
Auto-baud detection with support for the LIN SYNC byte.
Automatic parity generation (with enable).
Automatic start and stop generation (with separate enables).
Independent inversion correction for TX and RX signals.
Parity error, frame error, overrun, and underrun detection.
Half-duplex support.
Содержание SiM3L1xx
Страница 2: ...2 Rev 1 1 ...
Страница 55: ...SiM3L1xx Rev 1 1 55 6 Pin Definitions 6 1 SiM3L1x7 Pin Definitions Figure 6 1 SiM3L1x7 GQ Pinout ...
Страница 62: ...SiM3L1xx 62 Rev 1 1 6 2 SiM3L1x6 Pin Definitions Figure 6 2 SiM3L1x6 GQ Pinout ...
Страница 63: ...SiM3L1xx Rev 1 1 63 Figure 6 3 SiM3L1x6 GM Pinout ...
Страница 69: ...SiM3L1xx Rev 1 1 69 6 3 SiM3L1x4 Pin Definitions Figure 6 4 SiM3L1x4 GM Pinout ...
Страница 74: ...SiM3L1xx 74 Rev 1 1 6 4 TQFP 80 Package Specifications Figure 6 5 TQFP 80 Package Drawing ...
Страница 81: ...SiM3L1xx Rev 1 1 81 6 6 TQFP 64 Package Specifications Figure 6 9 TQFP 64 Package Drawing ...
Страница 89: ...SiM3L1xx Rev 1 1 89 Figure 7 3 SiM3L1x4 GM Revision Information ...