(5) Image signal process block
Fig. 5
The CCD is driven by the 1-chip engine (XFC-MVP), and the output
video signal from the CCD is input into the XFC-MVP through the
amplifying circuit and clamp circuit.
The ADC and buffer are provided in the XFC-MVP, and the digital
image processing is performed.
XFC-MVP
CLAMP
CIRCUIT
AMPLIFIER
CIRCUIT
VIDEO
SIGNAL
CCD
VREF+
VREF–
CLOCK
FO-1850TH
5 – 8
Содержание FO-1850
Страница 65: ...M E M O FO 1850TH 5 13 ...
Страница 73: ...Control PWB parts layout Top side 6 8 FO 1850TH ...
Страница 74: ...Control PWB parts layout Bottom side 6 9 FO 1850TH ...
Страница 76: ...TEL LIU PWB parts layout 6 11 FO 1850TH ...
Страница 78: ...6 13 Power supply PWB parts layout FO 1850TH ...
Страница 81: ...Operation panel PWB parts layout 6 16 FO 1850TH ...
Страница 83: ...Joint PWB parts layout 6 18 FO 1850TH ...
Страница 96: ...M E M O FO 1850TH 8 9 ...