ON Semiconductor NCV91300, Руководство пользователя

Страница: 18 / 23

EVBUM2789
www.onsemi.com
18
Table 11. INTERRUPT SENSE REGISTER 2
Name: INTSEN2 Address: 03h
Type: R Default: 00000000b (00h)
Trigger: N/A
D7 D6 D5 D4 D3 D2 D1 D0
Spare = 0 SEN_TSD SEN_TWARN SEN_TPREW Spare = 0 SEN_BUS SEN_CLK SEN_PG
Bit Bit Description
SEN_PG Power Good Sense
0: DC − DC Output Voltage below target
1: DC − DC Output Voltage within nominal range
SNS_CLK Working Clock Indicator Sense
0: DC − DC switching frequency follows the Internal Oscillator
1: DC − DC switching frequency follows the SYNC pin
SEN_BUS Double write Error Sense
0: No error
1: Invalid double write access
SEN_TPREW Thermal Pre Warning Sense
0: Junction temperature below thermal pre − warning limit
1: Junction temperature over thermal pre − warning limit
SEN_TWARN Thermal Warning Sense
0: Junction temperature below thermal warning limit
1: Junction temperature over thermal warning limit
SEN_TSD Thermal Shutdown Sense
0: Junction temperature below thermal shutdown limit
1: Junction temperature over thermal shutdown limit
Table 12. INTERRUPT MASK REGISTER 1
Name: INTMSK1 Address: 04h
Type: RW Default: See Register map
Trigger: N/A
D7 D6 D5 D4 D3 D2 D1 D0
Spare = 1 MSK_UVLO MSK_UVP MSK_OVP Spare = 1 MSK_ISHORT MSK_IDCDCHS MSK_IDCDCLS
Bit Bit Description
MSK_IDCDCLS DC − DC negative over current interrupt mask
0: Interrupt is Enabled
1: Interrupt is Masked
MSK_IDCDCHS DC − DC over current interrupt mask
0: Interrupt is Enabled
1: Interrupt is Masked
MSK_ISHORT DC − DC Short − Circuit Protection mask
0: Interrupt is Enabled
1: Interrupt is Masked
MSK_OVP PV
IN
Over Voltage interrupt Mask
0: Interrupt is Enabled
1: Interrupt is Masked
MSK_UVP PV
IN
Under Voltage interrupt Mask
0: Interrupt is Enabled
1: Interrupt is Masked
MSK_UVLO Under Voltage interrupt mask
0: Interrupt is Enabled
1: Interrupt is Masked