
NXP Semiconductors
UM11379
UJA116xA evaluation boards
2.2.3 V1/RST connections (UJA1163A/64A/68AF/68AXF-EVB)
The V1 supply voltage is generated by the internal 5 V regulator and is intended to
supply the external microcontroller. It also determines the IO reference level. RST is a
bidirectional signal between pin RSTN on the SBC and the MCU. It is used to initiate a
system reset.
A 10 kΩ pull-up resistor is connected between RSTN and V1 on the evaluation boards. A
reset can be triggered by a LOW level on RSTN. Detailed information on the functionality
and operation of the UJA1163A, UJA1164A and UJA1168AF/AXF can be found in the
data sheets and application hints (see
).
UJA1163A, UJA1164A,
UJA1168A
UJA1163A-EVB, UJA1164A-EVB, UJA1168AF-EVB,
UJA1168AXF-EVB
RSTN (pin 5)
J3-09 or J5-05: connect MCU RST signal
V1 (pin 3)
J3-08 or J5-03: connect 5 V supply for the MCU
Table 5. V1/RSTN connections
The V1 output and RST signals can be accessed from either J3 or J5. J3 is located on
the top of the evaluation board and J5 is mounted on the bottom. Decoupling capacitor
C8 is provided to stabilize output voltage on V1 and remove noise.
RSTN(p5)
V1(p3)
GND(p2)
C8
4.7 µF
J3
J5
aaa-040307
UJA1163A
UJA1164A
UJA1168A
R5
10 kΩ
R11
R9
1 kΩ
D4
LED
RST
V1
GND
V1
RST
GND
0 Ω
J7
Figure 4. V1 supply and RST connection options (only relevant for
UJA1163A/64A/68AF/68AXF-EVB)
UM11379
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
User manual
Rev. 1 — 23 April 2021
8 / 56