
NXP Semiconductors
UM11379
UJA116xA evaluation boards
aaa-040334
R1
1 k
R8
10 k
R4
(1)
R11, 0 (1)
R10
R5
10 k (1)
(1)
R9
1 k (1)
D4(1)
D2
LED_GRN
SILK = BAT
LED RED
12
HDR_1X12
USER INTERFACE
ARDUINO INTERFACE
HDR_1X2
CON PWR 3
12 V
BAT
V1_LED
TP3
B
AT
_L
E
D
A
C
C
A
A
C
HDR_2X10
SILK=GND
11
SILK=WAKE
10
SILK=INH
9
NC_WAKE
NC_INH_VEXT
VIO_RSTN
STBN_SLPN_SCSN
STBN_SLPN_SCSN
NC_INH_VEXT
CTS_SDO
RXD
TXD
NC_SDI
CTS_SDO
TXD
RXD
NC_SCK
BUF_VCC_V1
NC_SCK
NC_SDI
CTS_SDO
RXD
TXD
SILK=VIO
8
SILK=BUF
7
SILK=GND
6
SILK=SLP
5
SILK=SLP
SILK=TXD
SILK=RXD
SILK=CTS
SILK=GND
4
3
SILK=CTS
2
SILK=RXD
1
J3
SILK=TXD
SILK = GND
SILK=12V
2
1
J2
HDR_1X2
JUMPER (DEFAULT) = ON
2
1
J8
2
1
J7
(1)
HDR 1X2
DNP
HDR_1X2
SILK=H
SILK=L
SILK = CAN
PORT_CANH
PORT_CANL 2
1
J1
3
1
2
S
H
1
S
H
2
J6
20
18
16
14
12
10
8
6
4
2
19
17
15
13
11
9
7
5
3
1
2
4
6
8
10
12
14
16
J4
HDR_2X8
1
3
5
7
9
VCC
RSTN
V1_VIO
SILK=VIO
SILK=GND
VIO_RSTN
SILK=VIN
SILK=VIN
11
13
15
J5
BAT
BUF
VI
O
10
5
2 15
U1
TXD
1
3
RXD
SLPN
CANH
WAKE
UJA1162ATK
CANL
CANH
NC_WAKE
STBN_SLPN_SCSN
CANL
IC_2
IC_1
4
14
9
13
12
VIO_RSTN
CTS
6
INH
G
N
D
E
P
7
11
8
D1
PMEG3020EH
C1
100 µF
C2
0.1 µF
C8
4.7 µF
TP12
TP6
TP13
R3
62
R2
62
L1
100 uH
C6
51 pF
C5
51 pF
C4
4700 pF
C3
0.01 µF
BUF_VCC_V1
12 V
BUF_VCC_V1
VIN
TP14
TP4 TP5
TP11
TP10
TP7 TP9
TP15
TP1
TP2
2
3
D3
PESD1CAN
1
1
2
CAN_T
3
4
NC_SDI
NC_SCK
R6
10 k
R7
10 k
PB_WAKE
SW1
SW_SPST_TH
2 4
1 3
C7
0.01 µF
TP8
BAT
(1) Component not populated.
Figure 18. UJA1162A-EVB schematic diagram
aaa-040333
R1
1 k
R6
10 k (1)
R7
10 k (1)
R4, 0 (1)
R11, 0 (1)
R10
R9
1 k
(1)
D4
(1)
D2
LED_GRN
SILK=BAT
PB_WAKE
SW1
SW_SPST_TH(1)
LED_RED
12
HDR_1X12
USER INTERFACE
ARDUINO INTERFACE
HDR_1X2
CON PWR 3
12 V
BAT
V1_LED
BA
T_
LE
D
A
2 4
1 3
C
R5
10 k
(1)
C
A
A
C
HDR_2X10
SILK=GND
11
10
9
NC_WAKE
NC_INH_VEXT
VIO_RSTN
STBN_SLPN_SCSN
STBN_SLPN_SCSN
STBN_SLPN_SCSN
TXD
RXD
NC_SDI
CTS_SDO
TXD
RXD
NC_SCK
BUF_VCC_V1
NC_SCK
NC_SDI
CTS_SDO
RXD
TXD
SILK=VIO
8
SILK=BUF
7
SILK=GND
6
SILK=STB
5
SILK=TXD
SILK=RXD
SILK=STB
SILK=CTS
SILK=GND
4
3
SILK=CTS
2
SILK=RXD
1
J3
SILK=TXD
SILK=GND
SILK=12 V
2
1
J2
HDR_1X2
JUMPER (DEFAULT) = ON
2
1
J8
2
1
J7
(1)
HDR_1X2
SILK=CAN
PORT_CANH
PORT_CANL
SILK=H
SILK=L
2
1
J1
3
1
2
SH
1
S
H
2
J6
20
18
16
14
12
10
8
6
4
2
19
17
15
13
11
9
7
5
3
1
2
4
6
8
10
12
14
16
J4
HDR_2X8
1
3
5
7
9
VCC
RSTN
V1_VIO
SILK=VIO
SILK=VCC
SILK=GND
VIO_RSTN
SILK=VIN
SILK=VIN
11
13
15
J5
BAT
VIO
10
5
2 15
U1
RXD 4
TXD
CANH
UJA1161ATK
CANL
1
13
12
VIO_RSTN
STB
GND
EPAD
14
D1
PMEG3020EH
C1
100 µF
C2
0.1 µF
C8
4.7 µF
C7
0.01 µF(1)
TP12
TP13
TP11
R3
62
R8
10 k (1)
R2
62
L1
100 uH
C6
51 pF
C5
51 pF
C4
4700 pF
C3
0.01 µF
BUF_VCC_V1
12 V
BUF_VCC_V1
HDR 1X2
VIN
BAT
TP14
TP15
TP4
TP5
TP3
TP6
TP9
TP8 TP10
TP7
TP1
TP2
BUF
3
IC_4
11
IC_3
9
IC_2
8
IC_1
7
CTS
CANH
CANL
NC_SDI
NC_WAKE
NC_SCK
NC_INH_VEXT
CTS_SDO
6
2
3
D3
PESD1CAN
1
1
2
CAN_T
3
4
(1) Component not populated.
Figure 19. UJA1161A-EVB schematic diagram
UM11379
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
User manual
Rev. 1 — 23 April 2021
21 / 56