Distributor of NXP Semiconductors: Excellent Integrated System Limited
Datasheet of MPC8569E-MDS-PB - BOARD MOD DEV SYSTEM MPC8569
Contact us: [email protected] Website: www.integrated-circuit.com
MPC8569E-MDS-PB Hardware Getting Started, Rev. 3.1
Freescale Semiconductor
11
Switch Default Settings
SW7 Configuration: CLOCK
SW7.1-SW7.4: CCB Clock PLL Ratio
• System PLL inputs establish the clock ratio between SYSCLK input and the Platform Clock
(CCB) used by MPC8569E.
SW7.5-SW7.7: e500 Core PLL Ratios
• Establish ratio between e500 core and e500 core complex bus (CCB) clocks.
SW7.8: SerDes Reference Clock Configuration
• ‘0’: SerDes expects a 125 MHz reference clock frequency.
• ’1’: (Default) SerDes expects a 100 MHz reference clock frequency.
8
7
6
5
4
3
2
1
SRDS REFCLK
CORE_PLL2
CORE_PLL1
CORE_PLL0
SYS_PLL3
SYS_PLL2
SYS_PLL1
ON ’0’
SYS_PLL0
Value (Binary)
CCB Clock:
SYSCLK Ratio
0000
Reserved
0001
Reserved
0010
2:1
0011
3:1
0100
4:1
0101
5:1
0110
6:1
0111
7:1
1000
(Default) 8:1
1001
Reserved
1010
Reserved
1011
Reserved
1100
Reserved
1101
Reserved
1110
Reserved
1111
Reserved
Value (Binary)
e500 Core:
CCB Clock Ratio
000
4:1
001
9:2 (4.5:1)
010
1:1
011
3:2 (1.5:1)
100
(Default) 2:1
101
5:2 (2.5:1)
110
3:1
111
7:2 (3.5:1)
12 / 39
12 / 39