
EVB9S08DZ60 User's Manual
Page 19
7 Jumper and Connector Settings
7.1 Mother Board Jumpers
Name Reference
Description/Pinout
J105
1
2
3
VREFH SELECTION
1-2 (“VDDA”):
VREFH tied to VDDA (default)
2-3 (“USER”):
VREFH connected to the J104 connector
J107
VDD ENABLE
Installed:
The microcontroller’s VDD lines are
supplied with a 5 V DC voltage (default)
Not Installed:
The microcontroller’s VDD lines are floating
J108
GND ENABLE
Installed:
The microcontroller’s GND lines are tied
to GND (default)
Not Installed:
The microcontroller’s GND lines are floating
J109
CLOCK ENABLE
Installed:
Connects the clock module’s OUT pin to
pin 3 of the “OUT SEL”jumper (default)
Not Installed:
Disconnects the clock module’s OUT pin
from pin 3 of the “OUT SEL”jumper (default)
J110
EXTERNAL OSCILLATOR ENABLE
Installed:
Connects the external clock source
(J111) to pin 3 of the “OUT SEL”jumper
(default)
Not Installed:
Disconnects the external clock source from
pin 3 of the “OUT SEL”jumper (default)
J112
2
4
1
3
6
5
OSCILLATOR SELECTION
1-3, 2-4 (“MB OSC”):
All clock signals routed to the Mother
Board
3-5, 4-6 (“DB OSC”):
All clock signals routed to the
Daughter Board (default)