Chapter 8
AutoCode Sim Cdelay Scheduler
©
National Instruments Corporation
8-15
Figure 8-8.
Latencies Present in the AutoCode Scheduler
Template Configuration for Enhanced Performance
As mentioned in a previous section, there are drawbacks to re-executing an
ATR task when it is re-triggered before its outputs have been posted, and
to adopting a global timeline enable policy (increased latency). Thus, a
transition diagram is provided in Figure 8-9 can be substituted for that of
Figure 8-6 to obtain the main features of Sim with Cdelay, while retaining
the original AutoCode enable policy (sync immediate on enable). The
original AutoCode retriggering policy can be recaptured by using the STD
for ATR tasks shown in Chapter 4,
Managing and Scheduling Applications
,
of the
AutoCode User Guide
, in lieu of Figure 8-7.
Time
0
0.5
1
1.5
0
0.2
0.4
0.6
0.8
1
1.2
1.4
0
0.2
0.4
0.6
0.8
1
1.2
1.4
0
0.2
0.4
0.6
0.8
1
0
0.2
0.4
0.6
0.8
1
enab_signal
enab_sb_out
T
rigger Signal
tr
ig_sb_out