![Micronics Cyclone Pentium Скачать руководство пользователя страница 71](http://html1.mh-extra.com/html/micronics/cyclone-pentium/cyclone-pentium_manual_1788017071.webp)
Cyclone System Board Manual
a regular clock signal. Although they
are faster than DRAM, they hold less
data and are more expensive.
Synchronous Cache
- A type of cache
that uses a clock signal to latch the in-
puts and the data output. This struc-
ture spreads the cache access across two
or three cycles while maintaining a
bandwidth of one access per cycle.
Improves performance by 5-10%.
Ultra DMA/33 IDE
- A hard drive in-
terface protocol that increases the burst
data transfer rate to 33MBytes per sec-
ond.
Unbuffered DIMMs
- The unbuffered
DIMM modules do not use any buffer
logic chips, thus achieving faster opera-
tion due to the elimination of the
propagation delay of the logic buffer.
This increase in speed comes at the cost
of reducing the maximum number of
modules on the same system board.
USB
- An acronym for Universal Se-
rial Bus. The simple and flexible way
to connect devices to your desktop or
notebook PC. USB allows virtually un-
limited PC expansion with no more
hassles over add-in cards, dip switches,
jumper cables, software drivers, IRQ
settings, DMA channels and I/O ad-
dresses. With USB, you can attach and
detach peripherals without opening the
computer or even shutting it down.
VESA
- An acronym for Video Elec-
tronics and Standards Association.
VESA Local Bus (VL-Bus)
- A high
performance bus designed by VESA. A
32-bit version of the ISA bus which op-
erates at the speed of the computer’s
CPU. See
PCI and ISA.
VGA Feature Connector
- A point-to-
point channel used to transfer video sig-
nals between two video controllers, typi-
cally between the display adapter and a
video capture adapter.
VRM
- Voltage Regulator Module.
Supplies CPU specific voltages for the
Secondary CPU.
Warm Boot
- Restarting the system by
simultaneously pressing the <Ctrl>,
<Alt> and <Delete> keys.
Write-Back Cache
- Upon a cache hit,
the cache is updated and the main
memory is not affected. Upon a cache
miss, only the main memory is updated.
Glossary
69