Mesa 7I43, Руководство пользователя

Страница: 20 / 33

7I43 16
OPERATION
SIGNAL NAME FPGA PIN DIRECTION FUNCTION
D4 51 BIDIR DATA BUS
D5 50 BIDIR DATA BUS
D6 47 BIDIR DATA BUS
D7 46 BIDIR DATA BUS
ADDITIONAL 7I43H USB INTERFACE PINS
The 7I43H can use the FT2232H’s high speed synchronous FIFO interface mode
and the SPI mode on channel B. These additional pins are connected as follows:
SIGNAL NAME FPGA PIN DIRECTION FUNCTION
USB2CLK 52 TO FPGA SYNC FIFO CLOCK
/USB2OE 82 FROM FPGA SYNC FIFO OUTPUT
ENABLE
UDI 57 FROM FPGA SPI DATA IN
UDO 84 TO FPGA SPI DATA OUT
USK 85 TO FPGA SPI CLOCK
/UCS 79 TO FPGA SPI CHIP SELECT
LEDS
The 7I43 has 8 FPGA driven user LEDS. These green LEDS are located in the top
center of the card. They can be used for any purpose, and can be helpful as a simple
debugging feature. A low output signal from the FPGA lights the LED. See the
7I43MISC.PIN file for FPGA pin locations of the LED signals.
In addition to the user LEDs there are three other LEDS that display board status
information. These status LEDS are on the lower right hand side of the card just above the
USB connector, The LEDS are a yellow PWR LED, a red /DONE LED and a red /INIT
LED. The /DONE and /INIT LED can be used to determine FPGA configuration status. The
/INIT LED will be illuminated when /PROGRAM is asserted or when a CRC error has
occurred during the configuration process. The /DONE LED will be illuminated when the
FPGA is not configured.