MeiG_SLM550_Hardware Design Manual
MeiG Smart Technology Co., Ltd
2
9
/8
9
95
GPIO96_KEY_VOL_
UP_N
GPIO96*
B-PD:nppukp
Configurable I/O,KEY VOL+
96
GPIO97_KEY_VOL_
DOWN_N
GPIO97*
B-PD:nppukp
Configurable I/O,KEY VOL-
97
GPIO31
GPIO31*
B-PD:nppukp
Configurable I/O
98
GPIO36
GPIO36*
B-PD:nppukp
Configurable I/O
99
GPIO103
GPIO103
*
B-PD:nppukp
Configurable I/O
100
PM_GPIO1
PM_GPI
O1*
B-PD:nppukp
Only Configurable Out
101
GPIO100
GPIO100 B-PD:nppukp
Configurable I/O
102
GPIO101
GPIO102
*
B-PD:nppukp
Configurable I/O
103
GPIO99
GPIO99*
B-PD:nppukp
Configurable I/O
104
GPIO98
GPIO98
B-PD:nppukp
Configurable I/O
105
GPIO_39
GPIO_39
*
B-PD:nppukp
Only Configurable Out
106
GPIO_38
GPIO_38 B-PD:nppukp
Only Configurable Out
107
GPIO35_ALSP_INT_
N
GPIO35*
B-PD:nppukp
Configurable I/O,ALSP INT
108
GPIO32_GYRO_INT
GPIO32*
B-PD:nppukp
Configurable I/O, GYRO INT
109
GPIO34_MAG_INT
GPIO34*
B-PD:nppukp
Configurable I/O, MAG INT
110
GPIO33_ACCL_INT_
N
GPIO33*
B-PD:nppukp
Configurable I/O, ACCL INT
111
VREG_L15_1P8
PO
PMIC output 1.8V for digital I/Os
112
GPIO106
GPIO106
*
B-PD:nppukp
Configurable I/O
113
GPIO107
GPIO107
*
B-PD:nppukp
Configurable I/O
114
KYPD_PWR_N
DI
KEY POWER ON/OFF
115
GPIO105
GPIO105 B-PD:nppukp
Configurable I/O
116
GPIO16
GPIO16
B-PD:nppukp
Configurable I/O, SPI CLK
117
GPIO17
GPIO17*
B-PD:nppukp
Configurable I/O, SPI CS
118
GPIO14
GPIO14*
B-PD:nppukp
Configurable I/O, SPI MISO