Fujitsu MHR2010AT, Руководство по эксплуатации продукта

Страница: 82 / 250

Interface
5-8 C141-E145-02EN
Device/Head, Cylinder High, Cylinder Low, Sector Number registers
indicate LBA bits 27 to 24, bits 23 to 16, bits 15 to 8, and bits 7 to 0,
respectively.
If the LBA mode is specified with 48-bit address information, the Cylinder
High, Cylinder Low, Sector Number registers are set twice. In the first
time, the registers indicate LBA bits 47 to 40, bits 39 to 32, and bits 31 to
24, respectively. In the second time, the registers indicate LBA bits 23 to
16, bits 15 to 8, and bits 7 to 0, respectively.
5.2.2 Command block registers
(1) Data register (X’1F0’)
The Data register is a 16-bit register for data block transfer between the device
and the host system. Data transfer mode is PIO or DMA mode.
(2) Error register (X’1F1’)
The Error register indicates the status of the command executed by the device.
The contents of this register are valid when the ERR bit of the Status register is 1.
This register contains a diagnostic code after power is turned on, a reset , or the
EXECUTIVE DEVICE DIAGNOSTIC command is executed.
[Status at the completion of command execution other than diagnostic command]
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
ICRC UNC X IDNF X ABRT TK0NF AMNF
X: Unused
- Bit 7: Interface CRC Error (ICRC). This bit indicates that a CRC error
occurred during Ultra DMA transfer.
- Bit 6: Uncorrectable Data Error (UNC). This bit indicates that an
uncorrectable data error has been encountered.
- Bit 5: Unused
- Bit 4: ID Not Found (IDNF). This bit indicates an error except for bad
sector, uncorrectable error and SB not found.
- Bit 3: Unused
- Bit 2: Aborted Command (ABRT). This bit indicates that the requested
command was aborted due to a device status error (e.g. Not Ready,
Write Fault) or the command code was invalid.