46
CHAPTER 2 CPU
2.7
Instruction Overview
The FR series supports logical operation, bit manipulation, and direct addressing
instructions, which are optimized for embedding applications, in addition to general
RISC instructions. Each instruction, which is 16 bits long (some are 32 bits or 48 bits
long), shows excellent memory use efficiency. See Appendix E, "Instructions," for
details about instructions.
The instruction set can be divided into the following function groups:
• Arithmetic operation
• Load and store
• Branch
• Logical operation and bit manipulation
• Direct addressing
• Others
■
Instruction Overview
❍
Arithmetic operation
Arithmetic operation includes the standard arithmetic operation instructions (addition,
subtraction, and comparison) and shift instructions (logical shift and arithmetic shift). For
addition and subtraction, operation with carry for multiword length operation, and operation
without changing the flag value, which is useful for address calculation, are also supported.
Furthermore, the "32 x 32 bits" and "16 x 16 bits" multiply instructions and "32/32 bits" step
divide instructions are available.
The FR series also supports immediate transfer instructions, which allow immediate data to be
set in registers, and inter-register transfer instructions.
Every arithmetic operation instruction executes using the general-purpose registers and
multiplication/division registers in the CPU.
❍
Load and store
Load or store instructions are used to read data from external memory or write data to it. They
are also used to read data from the peripheral circuits (I/O) inside the chip or write data to it.
Load and store instructions each use three types of access data length: byte, half word, and
word. The FR series supports not only general register indirect memory addressing but also, for
some instructions, register indirect memory addressing with displacement or with register
increment/decrement.
❍
Branch
The branch instruction group includes branch, call, interrupt, and recovery instructions. There
are two types of branch instructions. One has a delay slot and one does not. They can be used
most suitably for applications.
For more information on the branch instructions, see Sections 2.7.1, "Branch instructions with
delay slot," and 2.7.2, "Branch instructions without delay slot."
Содержание MB91F109
Страница 2: ......
Страница 3: ...FUJITSU LIMITED FR30 32 Bit Microcontroller MB91F109 Hardware Manual ...
Страница 4: ......
Страница 10: ...vi ...
Страница 24: ...xx ...
Страница 95: ...71 2 10 Operation Mode MODR writing RSTX reset MD2 1 0 BW1 and BW0 of AMD0 to AMD5 Bus width specification ...
Страница 96: ...72 CHAPTER 2 CPU ...
Страница 224: ...200 CHAPTER 4 BUS INTERFACE ...
Страница 234: ...210 CHAPTER 5 I O PORTS ...
Страница 268: ...244 CHAPTER 9 U TIMER ...
Страница 290: ...266 CHAPTER 10 UART ...
Страница 314: ...290 CHAPTER 12 16 BIT RELOAD TIMER ...
Страница 322: ...298 CHAPTER 13 BIT SEARCH MODULE ...
Страница 392: ...368 CHAPTER 16 FLASH MEMORY ...
Страница 432: ...408 APPENDIX E Instructions F Table E 2 Instruction Formats OP rel11 5 11 ...
Страница 448: ...424 APPENDIX E Instructions ...
Страница 449: ...425 INDEX INDEX The index follows on the next page This is listed in alphabetic order ...
Страница 458: ...434 INDEX ...
Страница 460: ......
Страница 461: ...FUJITSU SEMICONDUCTOR FR30 32 Bit Microcontroller MB91F109 Hardware Manual ...