CMOS Setup Utility
SDRAM RAS-to-CAS Delay
When synchronous DRAM is installed in the system, this field lets you insert a timing
delay between the as CAS and RAS strobe signals, used DRAM is written to, read
from,or refreshed.
The optional are:
3(Default)
, 2
SDRAM RAS Precharge Time
If an insufficient number of cycles is alllowed for the RAS to accumulate its charge
before DRAM refresh, the refresh may be incomplete and the DRAM may fail to
retain data.
The optional are:
3(Default)
, 2
System BIOS Cacheable
Selecting Enabled allows caching of the system BIOS ROM at F0000h-FFFFFh, resulting
in better system performance.
The optional are: Enabled,
Disabled(Default)
Video BIOS Cacheable
Select Enabled allows caching of the video BIOS, resulting in better system perfor-
mance.
The optional are: Enabled,
Disabled(Default)
Memory Hole At 15M - 16M
When this area is reserved, it cannot be cached. The user information of peripheral that
need to use this area of system memory usually discusses their memory requirements.
The optional are: Enabled,
Disabled(Default)
CPU Latency Timer
This option allows you to Enabled/Disabled CPU latency Timer.
The optional are: Enabled,
Disabled(Default)
Delayed Transaction
Select Enabled to support compliance with PCI specification version 2.1.
The optional are:
Enabled(Default)
, Disabled
3-10
