Epson S1D15722 Series, Техническое руководство

Страница: 32 / 77

6. FUNCTIONAL DESCRIPTION
S1D15722D01B000 Technical Manual (Rev.1.1) EPSON 27
6.8 Reset Circuit
When the
____
RES input reaches LOW, this IC enters the state of initial settings. The state of initial settings is
as follows:
1 Display:
OFF
2 Display: normal rotation
3 Full display lighting: OFF
4 Common output state: normal drive, scanning direction in normal rotation
5 Display start line: set on the 1st line
6 Page address: set to page 0.
7 Column address: set to address 0.
8 Display data input direction: column direction
9 Column address direction: normal rotation
10 n line alternating inverted drive: Off (inverted drive for each frame)
11 n line inverted drive register: (D5, D4, D3, D2, D1, D0) = (0, 0, 0, 0, 0, 0)
12 Display mode: 4-gray scale display
13 Gray scale pattern register: (D7, D6, D5, D4, D3, D2, D1, D0) = (0, 1, 0, 1, 0, 0, 1, 0)
14 FRM pallet: Pallet 0
15 Display line number set register: (D5, D4, D3, D2, D1, D0) = (1, 0, 1, 1, 0, 1) (184 lines)
start point (block) register: (D5, D4, D3, D2, D1, D0) = (0, 0, 0, 0, 0, 0) (COM0
∼
COM3)
*: COM output state: Normal drive, Normal scan direction.
16 Read-modify-write: OFF
17 Built-in oscillation circuit: stop
18 Clock frequency register: (D3, D2, D1, D0) = (0, 1, 0, 0)
19 TEST1 register: (D7, D6, D5, D4, D3, D2, D1, D0) = (0, 0, 0, 0, 0, 0, 0, 0)
20 Discharge: ON (at the
____
RES = LOW level only)
21 Power-saving: reset (OFF)
23 Data in the register in the serial interface: clear
24 Temperature sensor: OFF
25 MLS drive select register: (D4, D3) = (0, 1) (N-line frame inversion overlap OFF,
Non-dispersive drive)
When the power is turned on, this circuit requires initialization using the
____
RES pin. After being initialized
by the pin, each input pin should be controlled successfully.
If the impedance of the control signal from the MPU is high, an over current may flow into the IC. After
power is turned on, remedies for high impedance of input pin must be prescribed.
This IC discharges V
OUT1
to V
SSL
, and V
OUT2
, V
20
, V
OUT3
and liquid crystal drive voltages V
3
, V
2
, V
1
, V
C
,
MV
1
, and MV
2
to V
SSH
at the
____
RES pin = LOW level. Prevent the V
SSL
and V
SSH
from being high
impedance during discharge. When using the external power supply for liquid crystal drive, do not supply
external power but set high impedance during the pin
____
RES = LOW to prevent shorting in the external power
supply and V
SSH
and apply the specified voltage after canceling reset.