
GRMON3-UM
June 2019, Version 3.1.0
44
www.cobham.com/gaisler
Command: bp
Breakpoint
Inserts a software (soft) breakpoint. The Value field can be either an address or a symbol name. More than
one soft breakpoints can be added and each can be assigned to any number of CPUs.
Command: bp soft
HW Breakpoint
Inserts a hardware (hard) breakpoint. The Value field can be either an address or a symbol name. More than
one hard breakpoints can be added and each can be assigned to any number of CPUs. Note that the number
of available hardware breakpoints is target specific.
Command: bp hard
R/W Watchpoint, Read Watchpoint, Write Watchpoint
Inserts a read/write, read or write hardware watchpoint. The Value field can be either an address or a symbol
name. More than one hard breakpoints can be added and each can be assigned to any number of CPUs.
Command: bp watch
Command: bp watch -read
Command: bp watch -write
Wash Memory
Clear all or part of memory before loading images. Multiple ranges can be defined by adding more Wash
Memory properties. The property is not CPU specific.
Command: wash
Stack Pointer, Entrypoint
Override stack pointer or entry point setting. An address or symbol can be specified. At most one stack
pointer per CPU can be assigned. At most one entry point per CPU can be assigned.
Command: stack
Command: ep
4.5. Views
GRMON3 GUI provides different views for displaying and managing the target system state. Some views are
derived from the Eclipse framework, such as the Memory View and the Disassembly View. Other views are cus-
tomized for GRLIB/LEON systems and will be described in this section.
4.5.1. CPU Registers View
The CPU Registers view shows a selection of the CPU registers in a fixed and compact format. Which CPU
registers are shown for, depends on what CPU is relevant for the selected context in the Debug view.
Values are retrieved for the registers in two situation; either the register values is changed by a known mechanism
such as editing the value, or when the CPU execution is suspended. Values that have changed since last retrieval
are highlighted with a yellow background.
Содержание GRMON3
Страница 56: ...GRMON3 UM June 2019 Version 3 1 0 56 www cobham com gaisler...
Страница 114: ...GRMON3 UM June 2019 Version 3 1 0 114 www cobham com gaisler...
Страница 123: ...GRMON3 UM June 2019 Version 3 1 0 123 www cobham com gaisler dcache...
Страница 156: ...GRMON3 UM June 2019 Version 3 1 0 156 www cobham com gaisler SEE ALSO Section 6 13 On chip logic analyzer driver...
Страница 208: ...GRMON3 UM June 2019 Version 3 1 0 208 www cobham com gaisler SEE ALSO Section 3 5 Tcl integration...