
ZC702 Board User Guide
www.xilinx.com
36
UG850 (v1.2) April 4, 2013
Feature Descriptions
Information about the ADV7511KSTZ-P is available on the Analog Devices website
[Ref 8]
.
I2C Bus
[
Figure 1-2
, callout
14
]
The ZC702 board implements a single I
2
C port on the XC7Z020 AP SoC (IIC_SDA_MAIN,
IIC_SDA_SCL), which is routed through an TI Semiconductor PCA9548 1-to-8 channel I
2
C
bus switch (U44). The bus switch can operate at speeds up to 400 kHz.
The bus switch I
2
C address is
0x74
(
0b01110100
) and must be addressed and configured
to select the desired downstream device.
The ZC702 board I
2
C bus topology is shown in
Figure 1-16
.
User applications that communicate with devices on one of the downstream I
2
C buses must
first set up a path to the desired bus through the U44 bus switch at I
2
C address
0x74
(
0b01110100
).
Table 1-19
lists the address for each bus.
33
HDMI_CLK_P
10
32
HDMI_CLK_N
12
54
HDMI_DDCSDA
16
53
HDMI_DDCSCL
15
52
HDMI_HEAC_P
14
51
HDMI_HEAC_N
19
48
HDMI_CEC
13
X-Ref Target - Figure 1-16
Figure 1-16:
I
2
C Bus Topology
Table 1-18:
ADV7511 to HDMI Receptacle Connections
(Cont’d)
ADV7511 (U40)
Net Name
HDMI Receptacle P1 Pin
CH7 - PMBUS_DATA/CLK
PCA9548
12C 1-to-8
Bus Switch
U44
CH6 - FMC2_LPC_IIC_SDA/SCL
CH5 - FMC1_LPC_IIC_SDA/SCL
CH4 - IIC_RTC_SDA/SCL
CH3 - PORT_EXPANDER_SDA/SCL
CH2 - EEPROM_IIC_SDA/SCL
CH1 - IIC_SDA/SCL_HDMI
CH0 - USER_CLK_SDL/SCL
XC7Z020
AP SoC
PS Bank 501
(VCCMIO_PS 1.8V)
U1
UG850_C1_16_030613
XC7Z020
AP SoC
PL Bank 13
(2.5V)
U1
PCA9517
I
2
C
Level Shifter
U56
3.3 V
VADJ 2.5V
A
B
PCA9517
I
2
C
Level Shifter
U57
3.3 V
VCCMIO_PS 1.8V
A
B
IIC_SDA/SCL_MAIN
PS_SDA/SCL_MAIN
IIC_SCL/SDA_MAIN