edge enp1s0f0np0-rx-3
53: 2183 0 2 47 PCI-MSI 524323-
edge enp1s0f0np2-rx-3
94: 1113 0 40 1081 PCI-MSI 526336-
edge enp1s0f1np1-rx-0
95: 1233 561 0 440 PCI-MSI 526368-
edge enp1s0f1np3-rx-0
96: 342 1209 681 0 PCI-MSI 526337-
edge enp1s0f1np1-rx-1
97: 560 367 883 422 PCI-MSI 526369-
edge enp1s0f1np3-rx-1
98: 0 0 1151 1081 PCI-MSI 526338-
edge enp1s0f1np1-rx-2
99: 342 0 408 1482 PCI-MSI 526370-
edge enp1s0f1np3-rx-2
100: 921 1000 142 169 PCI-MSI 526339-
edge enp1s0f1np1-rx-3
101: 343 400 0 1489 PCI-MSI 526371-
edge enp1s0f1np3-rx-3
In this example there are four receive queues per interface, for a total of 16 receive queues.
2. Identify the current receive ring buffer size for each interface (in packet buffers):
$ ethtool -g <interface>
For example:
$ ethtool -g enp1s0f0np0
Ring parameters for enp1s0f0np0:
Pre-set maximums:
RX: 6144
RX Mini: 0
RX Jumbo: 0
TX: 512
Current hardware settings:
RX: 2048
RX Mini: 0
RX Jumbo: 0
TX: 512
In this example, the receive ring buffer size is 2048 packet buffers.
3. Calculate the minimum number of huge pages that are required:
• Each receive queue requires the following minimum number of huge pages:
ROUNDUP (rx_ring_buffer_size ÷ 1024) + 1
• Assuming the receive ring buffer size is the same for all interfaces, you can use the
following formula:
<num_rx_queues> × (ROUNDUP (rx_ring_buffer_size ÷ 1024) + 1)
So for this example, you would require a minimum of:
16 × (ROUNDUP (2048 ÷ 1024) + 1)
which is 48 huge pages.
You might later increase this value when tuning your application for best performance.
Chapter 5: Tuning
UG1523 (v1.0) October 18, 2022
Alveo X3522 User Guide
26
