MIA-M10Q - Integration manual
• Normal-gain mode is not recommended for MIA-M10Q because the integrated LNA already
provides sufficient gain.
The internal LNA mode can be configured at run time in BBR and RAM layers using the
configuration item CFG-HW-RF_LNA_MODE and applying a reset or set permanently in the
one-time-programmable (OTP) memory in production. The configuration in the OTP memory
is automatically applied at every startup. Refer to
Internal LNA mode configuration
information.
Refer to the MIA-M10Q data sheet [
] for RF parameters.
3.4.2 Out-of-band blocking immunity
Out-of-band RF interference may degrade the quality and availability of the navigation solution.
Out-of-band immunity limit describes the maximum power allowed at the receiver RF input with no
degradation in performance. Minor violation of the immunity limit may reduce C/N0 of the received
signals but does not necessarily affect the overall receiver performance. However, a significant
violation may reduce receiver sensitivity or cause a complete loss of signal reception. The severity of
the interference depends on the repetition rate, frequency, signal level, modulation, and bandwidth
of the signal.
shows a typical out-of-band immunity level for an unprotected MIA-M10Q RF input. The
internal LNA is in low-gain mode (default). The measurement is done at room temperature using a
test signal with 64QAM modulation and 10 MHz bandwidth similar to an LTE signal.
In general, the immunity is lower close to the receiver's in-band. The narrow frequency bands with a
lower immunity are related to the internal operation of the receiver. At 500 MHz and 800 MHz ranges,
the reduced immunity is due to harmonic multiples generated at the integrated LNA input falling
at the receiver's in-band. Adding an external SAW filter in front of the RF input protects the LNA
suppressing the harmonic generation. The SAW filter also further improves the overall immunity of
the design.
If the out-of-band immunity limit is exceeded, it is recommended to verify that the receiver
performance is not affected or is at an acceptable level in the presence of interference.
UBX-21028173 - R01
3 Hardware integration
Page 70 of 89
C1-Public
