Toshiba G1IF4, Instruction Manual, Page: 13 / 129


12

6 F 2 S 0 8 7 7
3. Technical Description
3.1 Hardware Structure
The G1IF4 comprises the following hardware modules
- Signal processing module with optical communication ports
- Binary input module
- Binary output module with DC power supply and two RS485 communication ports
The hardware block diagram is shown in Figure 3.1.
Binary inputs
(DIC4)
Binary outputs
(DIOV1)
DC-DC
Comm.
port1
RAM
PROM
MPU
DC power supply
RS232C
Local HMI
Station LAN
Signal processing module
I/O
inter-
face
Comm.
port2
RS485
Comm.
port1
Protection
relay
(RS485)
Comm.
port2
Comm.
port
Ethernet
Figure 3.1 Hardware block diagram
3.1.1 Signal Processing Module
Microprocessors and communication control circuits for the station LAN are integrated into one
module as a signal processing module. 100Base-TX and 100Base-FX for LAN I/F are provided.
Either of them can be activated by setting.
A 64-bit RISC processor is used to perform dedicated functions in the G1IF4.
3.1.2 Binary Input module
The binary input module, type DIC4, provides 39 photo-coupler circuits for binary input signals.
3.1.3 Binary Output Module
The binary output module, type DIOV1, provides 13 auxiliary relays for binary output signals
including one alarm signal. The power supply circuit (DC to DC converter circuit) is also
mounted in the DIOV1 module.