![background image](http://html1.mh-extra.com/html/texas-instruments/tps59650evm-753/tps59650evm-753_user-manual_1095634002.webp)
www.ti.com
3
USB Cable
...................................................................................................................
8
4
TPS59650EVM-753 Recommended Test Set Up
.....................................................................
10
5
TPS59650EVM-753 CPU GUI set up Window
........................................................................
15
6
TPS59650EVM-753 GPU GUI set up Window
........................................................................
16
7
CPU3 Efficiency
...........................................................................................................
18
8
CPU3 Load regulation
....................................................................................................
18
9
CPU3 Enable Turn on
....................................................................................................
18
10
CPU3 Enable Turn off
....................................................................................................
18
11
CPU3 Switching Node(Ripple)
..........................................................................................
18
12
CPU3 Dynamic VID: SetVID-Slow/Slow
................................................................................
18
13
CPU3 Dynamic VID:SetVID-Fast/Fast
.................................................................................
19
14
CPU3 Dynamic VID:SetVID-Decay/Fast
...............................................................................
19
15
CPU3 Output Load Insertion with OSR/USR middle level
..........................................................
19
16
CPU3 Output Load Release with OSR/USR middle level
............................................................
19
17
CPU3 Bode Plot at 12Vin, 1.05V/60A
..................................................................................
20
18
CPU3 MOSFET
...........................................................................................................
20
19
CPU3 IC
....................................................................................................................
20
20
CPU2 Efficiency
...........................................................................................................
21
21
CPU2 Load regulation
....................................................................................................
21
22
CPU2 Enable Turn on
....................................................................................................
21
23
CPU2 Enable Turn off
....................................................................................................
21
24
CPU2 Switching Node(Ripple)
..........................................................................................
22
25
CPU2 Dynamic VID: SetVID-Slow/Slow
................................................................................
22
26
CPU2 Dynamic VID:SetVID-Fast/Fast
.................................................................................
22
27
CPU2 Dynamic VID:SetVID-Decay/Fast
...............................................................................
22
28
CPU2 Output Load Insertion with OSR/USR middle level
..........................................................
23
29
CPU2 Output Load Release with OSR/USR middle level
............................................................
23
30
CPU2 Bode Plot at 12Vin, 1.05V/55A
..................................................................................
24
31
CPU2 MOSFET
...........................................................................................................
24
32
CPU2 IC
....................................................................................................................
24
33
CPU1 Efficiency
...........................................................................................................
25
34
CPU1 Load regulation
....................................................................................................
25
35
CPU1 Enable Turn on
....................................................................................................
25
36
CPU1 Enable Turn off
....................................................................................................
25
37
CPU1 Switching Node
...................................................................................................
25
38
CPU1 Switching node and Ripple
......................................................................................
25
39
CPU1 Dynamic VID:SetVID-Slow/Slow
................................................................................
26
40
CPU1 Dynamic VID:SetVID-Fast/Fast
.................................................................................
26
41
CPU1 Dynamic VID:SetVID-Decay/Fast
...............................................................................
26
42
CPU1 Output Load Insertion with OSR/USR middle level
..........................................................
26
43
CPU1 Output Load Release with OSR/USR middle level
............................................................
27
44
CPU1 Bode Plot at 12Vin, 1.05V/33A
..................................................................................
28
45
CPU1 MOSFET
...........................................................................................................
28
46
CPU1 IC
....................................................................................................................
28
47
GPU2 Efficiency
..........................................................................................................
29
48
GPU2 Load regulation
....................................................................................................
29
49
GPU2 Enable Turn on
...................................................................................................
29
50
GPU2 Enable Turn off
...................................................................................................
29
51
GPU2 Switching Node and Ripple
.....................................................................................
29
2
Using the TPS59650EVM-753 Intel™ IMVP-7 3-Phase CPU/2-Phase GPU
SLUU896 – March 2012
SVID Power System
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated