![background image](http://html1.mh-extra.com/html/texas-instruments/tps59650evm-753/tps59650evm-753_user-manual_1095634012.webp)
Configuration
www.ti.com
5.1.3
GPU Frequency Selection (J13)
The operating frequency can be set by J13
Default setting: 385 kHz for GPU.
Table 4. GPU Frequency Selection
Jumper set to
Connected Resistor
GPU
Left (1-2 pin shorted)
150k
660 kHz
2
nd
(3-4 pin shorted)
100k
605 kHz
3
rd
(5-6 pin shorted)
75k
550 kHz
4
th
(7-8 pin shorted)
56.2k
495 kHz
5
th
(9-10 pin shorted)
39.2k
440 kHz
6
th
(11-12 pin shorted)
30.1k
385 kHz
7
th
(13-14 pin shorted)
24.3k
330 kHz
Right(15-16 pin shorted)
20.0k
275 kHz
5.1.4
F2808 DSP Program Mode Selection (J39)
The F2808 DSP Program Mode(GUI) Selection can be set by J39.
Default setting: No Jumper shorts on J39 for normal operation
Table 5. F2808 DSP Program Mode Selection
Jumper set to
Program Mode Selection
No Jumper on J39
Normal Operation
Jumper on J39
Flash the DSP program to the EVM
5.1.5
5Vin Bias Voltage Option (J33)
The 5Vin Bias Voltage can be used from USB or Externally
Default setting: No Jumper shorts on J33
Table 6. 5Vin Bias Voltage Option (J33)
Jumper set to
Selection
No Jumper
5Vin Bias from J22 external
Jumper on J39
5Vin Bias from USB, 5Vin from J22 should not be connected
5.1.6
On Board Dynamic Load Selection (S3 for CPU, S2(upper) for GPU, S2(lower) for VCCIO)
The on board dynamic load can be set by S2 and S3.
Default setting: Push S2 and S3 to “OFF” position to disable the on board dynamic load
Table 7. On Board Dynamic Load Selection
Switch set to
Dynamic Load Selection
Push S3 to “ON” position
Enable 32A on board dynamic load at CPU
Push S3 to “OFF” position
Disable 32A on board dynamic load at CPU
Push S2(upper) to “ON” position
Enable 19A on board dynamic load at GPU
Push S2(upper) to “OFF” position
Disable 19A on board dynamic load at GPU
Push S2(lower) to “ON” position
Enable 10A on board dynamic load at VCCIO
Push S2(lower) to “OFF” position
Disable 10A on board dynamic load at VCCIO
12
Using the TPS59650EVM-753 Intel™ IMVP-7 3-Phase CPU/2-Phase GPU SVID
SLUU896 – March 2012
Power System
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated