1
2
3
4
5
1
0
1
1
1
0
0
0
0
0
CLK
OE(ED2)
LE(ED1)
1
2
3
0
1
>2 µs
CLK
OE(ED2)
LE(ED1)
SDO
Error Status Code
1
2
3
0
6
7
1
0
8-bit Configuration Code
CLK
OE(ED2)
LE(ED1)
SDI
SLVS695D – JUNE 2007 – REVISED JANUARY 2015
Figure 13. Writing Configuration Code
When the TLC591x is in the Error Detection Mode, the signal sequence shown in
enables a system
controller to read error status codes through SDO.
Figure 14. Reading Error Status Code
The signal sequence shown in
makes TLC591x resume the Normal Mode. Switching to Normal Mode
resets all internal Error Status registers. OE(ED2) always enables the output port, whether the TLC591x enters
Current Adjust Mode or not.
Figure 15. Switching to Normal Mode
9.4.1 Operation Mode Switching
To switch between its two modes, TLC591x monitors the signal OE(ED2). When an one-clock-wide pulse of
OE(ED2) appears, TLC591x enters the two-clock-period transition phase, the Mode Switching phase. After
power on, the default operation mode is the Normal Mode (see
).
18
Copyright © 2007–2015, Texas Instruments Incorporated
Product Folder Links: