![background image](http://html1.mh-extra.com/html/texas-instruments/thunderlan-tnete100a/thunderlan-tnete100a_programmers-manual_1097040125.webp)
Adapter Host Registers
A-12
A.2 Adapter Host Registers
Host command registers contain bits which are toggled to tell the channel to
use receive or transmit FIFOs. ThunderLAN’s adapter host registers include
the adapter internal registers (see section A.3, Adapter Internal Registers).
The following subsections describe the functions of each host register accord-
ing to protocol.
Figure A–3. Host Interface Address Map
offset
Base address
+12
+8
+4
+0
DIO_DATA
DIO_ADR
HOST_INT
CH_PARM
HOST_CMD
0
15
16
31
A.2.1 Host Command Register – HOST_CMD @ Base_A 0 (Host)
Ack Count
Reserved
on
Ints
off
Ints
Int
Req
Thr
Id
Tmr
Ld
Rst
Ad
0
0
Nes
R / T
EOC
Ch_Sel
Ack
Stop
Go
Byte 0
Byte 1
Byte 2
Byte 3
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
Table A–5. Host_CMD Register Bits
Bit
Name
Function
31
Go
Channel go: This command bit only affects the network channels.
if R / T = 0 (Tx GO):
Writing a 1 to this bit starts frame transmission on a stopped or inactive channel.
Ch_Parm contains the address of the first transmit list.
if R / T = 1 (Rx GO):
Writing a 1 to this bit starts frame reception on a stopped1 or inactive channel. Ch_Parm
contains the address of the first receive list.
Writing a 0 to this bit has no effect. This bit is always read as a 0.
1)
Frame transmission and reception are always placed in the stopped (reset) state after reset. therefore, no
frames are received into the Rx FIFO and no statistics are logged until the receiver has been started with
a GO command.
Summary of Contents for ThunderLAN TNETE100A
Page 2: ...Printed in U S A October 1996 L411001 9761 revisionA SPWU013A ...
Page 3: ......
Page 17: ...xiv ...
Page 23: ...1 6 ...
Page 67: ...3 10 ...
Page 81: ...4 14 ...
Page 113: ...7 10 ...
Page 165: ...A 52 ...
Page 179: ...C 2 ...