![background image](http://html1.mh-extra.com/html/texas-instruments/msp430cg4616ipz/msp430cg4616ipz_manual_1097047045.webp)
MSP430xG461x
MIXED SIGNAL MICROCONTROLLER
SLAS508I − APRIL 2006 − REVISED MARCH 2011
45
POST OFFICE BOX 655303
•
DALLAS, TEXAS 75265
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (continued)
USCI (UART mode)
PARAMETER
TEST CONDITIONS
VCC
MIN
TYP
MAX
UNIT
f
USCI
USCI input clock frequency
Internal: SMCLK, ACLK
External: UCLK
Duty Cycle = 50%
±
10%
f
SYSTEM
MHz
f
BITCLK
BITCLK clock frequency
(equals Baudrate in MBaud)
2.2V /3 V
1
MHz
t
UART receive deglitch time
2.2 V
50
150
600
ns
t
τ
UART receive deglitch time
(see Note 1)
3 V
50
100
600
ns
NOTE 1: Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. To ensure that pulses are
correctly recognized their width should exceed the maximum specification of the deglitch time.
USCI (SPI master mode) (see Figure 18 and Figure 19)
PARAMETER
TEST CONDITIONS
VCC
MIN
TYP
MAX
UNIT
f
USCI
USCI input clock frequency
SMCLK, ACLK
Duty Cycle = 50%
±
10%
f
SYSTEM
MHz
t
SOMI input data setup time
2.2 V
110
ns
t
SU,MI
SOMI input data setup time
3 V
75
ns
t
SOMI input data hold time
2.2 V
0
ns
t
HD,MI
SOMI input data hold time
3 V
0
ns
t
SIMO output data valid time
UCLK edge to SIMO valid;
2.2 V
30
ns
t
VALID,MO
SIMO output data valid time
UCLK edge to SIMO valid;
C
L
= 20 pF
3 V
20
ns
USCI (SPI slave mode) (see Figure 20 and Figure 21)
PARAMETER
TEST CONDITIONS
VCC
MIN
TYP
MAX
UNIT
t
STE,LEAD
STE lead time
STE low to clock
2.2 V/3 V
50
ns
t
STE,LAG
STE lag time
Last clock to STE high
2.2 V/3 V
10
ns
t
STE,ACC
STE access time
STE low to SOMI data out
2.2 V/3 V
50
ns
t
STE,DIS
STE disable time
STE high to SOMI high impedance
2.2 V/3 V
50
ns
t
SIMO input data setup time
2.2 V
20
ns
t
SU,SI
SIMO input data setup time
3 V
15
ns
t
SIMO input data hold time
2.2 V
10
ns
t
HD,SI
SIMO input data hold time
3 V
10
ns
t
SOMI output data valid time
UCLK edge to SOMI valid;
2.2 V
75
110
ns
t
VALID,SO
SOMI output data valid time
UCLK edge to SOMI valid;
C
L
= 20 pF
3 V
50
75
ns
Summary of Contents for MSP430CG4616IPZ
Page 110: ......