Texas Instruments CDCE62005EVM, User Manual

Page: 10 / 17

7 CDCE62005EVM Board Schematic Diagram
PUR
S2
+3V3
+5V
+5V
+3V3
+5V
+3V3
+3V3
+3V3
+3V3
+3V3
+3V3
VCC_IN
VCCA
+3V3
+3V3
+3V3
+3V3
VCC_PLL
+3V3
+3V3
+3V3
+3V3
+3V3
+3V3
L
VDS_BIAS
L
VPECL_BIAS
VCC_VCO
VCC_OUT
+3V3
SDA SCL
POR
PWR_EN
VCC_OUT_ON VCCA_ON
PWR_EN
POR
VCC_OUT_ON VCCA_ON
PS_RESET
SCL SDA
Y0_150_TERM Y1_150_TERM Y2_150_TERM Y3_150_TERM Y4_150_TERM
PS_RESET
PLL_LOCK
SPI_MISO SPI_CLK SPI_MOSI SPI_LE AUX_SEL REF_SEL PD_ RESET_ MODE_SEL L
VPECL_BIAS_PG
L
VDS_BIAS_PG
OSC_EN
MMBT4401 NPN
DeviceCommunication
External3.3VPower
(EXT Supp ly 5V)
22uF/20VKemetT495D226(1)020A(2)4095
PLLLOCK
CDMODE
ALLFlashing=ErrorseeGUI
S2,S3=0,0=AriesLABEVM
MANYVIASwithHeatSink
BIGTHERMALVIASforallPOWER&GND
1.2VRefVoltage
1.9VRefVoltage
0805FootPrint 0805FootPrint
LockAnalog
LockDigital
EXTVCC
GND
+
C35 22uF/20VLowESR
+
C35 22uF/20VLowESR
1
2
R79
249
R79
249
C37 10uF/6.3V C37 10uF/6.3V
C42 0.1uF C42 0.1uF
1
3
2
JP_3_12JP_3_12
EN#
3
IN1
5
OUT1
7
SENSE
1
OUT2
8
IN2
6
GND
4
RESET#
2
U2
TPS77333DGK
U2
TPS77333DGK
1 2 R142 10k R142 10k
C46 10uF/6.3V C46 10uF/6.3V
1
2
R52 1.5k R52 1.5k
C38 1uF C38 1uF
1 2 R1
1
1
4.7k R1
1
1
4.7k
C64
10uF/6.3V
C64
10uF/6.3V
1
2
R31
1.5k
R31
1.5k
P7
EXT
-VCC
P7
EXT
-VCC
1 2 R106 10k R106 10k
1
2
R50 1M R50 1M
1
2
R87
4.7K
R87
4.7K
1 2
R51 1.5k R51 1.5k
1 2
R1
16
68.1 R1
16
68.1
1
2
L6
BLM15HD102SN1D
L6
BLM15HD102SN1D
Vcc
8
SDA
5
A0
1
A1
2
A3
3
Vss
4
SCL
6
WP
7
U4 24LC512 U4 24LC512
1 2 R109 10k R109 10k
C74
10uF/6.3V
C74
10uF/6.3V
3
1
2
Q6
2N2222A
Q6
2N2222A
1 2
R1
15
49.9 R1
15
49.9
1 2
R1
17
86.6 R1
17
86.6
1 2
C32 33pF C32 33pF
1 2 R166 10k R166 10k
1 2
R49 1.5k R49 1.5k
C48 10uF/6.3V C48 10uF/6.3V
1 2 R167 10k R167 10k
1 2
R58
10k
R58
10k
1
2
L7
BLM15HD102SN1D
L7
BLM15HD102SN1D
1 2 R143 10k R143 10k
+
C31 22uF/20VLowESR
+
C31 22uF/20VLowESR
C59 0.1uF C59 0.1uF
1 2
C29 33pF C29 33pF
1 2 R138 4.7k R138 4.7k
1 2 R129 4.7k R129 4.7k
1 2 R1
10
10k R1
10
10k
D8
MBRS2040L
T3
D8
MBRS2040L
T3
1
2
R7
33
R7
33
1 2 R144 10k R144 10k
1
2
R5
15k
R5
15k
3
1
2
Q1 2N2222A Q1 2N2222A
1
2
R85
453
R85
453
GND
3
GND/HS
1
GND/HS
20
NC1
18
GND/HS
19
GND/HS
2
NC2
17
NC
4
EN_
5
IN1
6
IN2
7
_RESET
16
FB
15
OUT2
14
OUT1
13
GND/HS
12
GND/HS
1
1
GND/HS
9
GND/HS
10
NC3
8
GND/PWRP
AD
21
U3
TPS76701QPWP
U3
TPS76701QPWP
1
2
R6
33
R6
33
1 2 R1
12
4.7k R1
12
4.7k
1
2
R102
301
R102
301
1
2
R4
1.5k
R4
1.5k
DM0
19
DP0
18
SDA
1
1
X1
61
X2
60
GND2
24
GND1
5
SCL
12
PUR
17
TEST1
15
TEST0
14
GND3
42
RST
13
GND4
59
VCC1
10
VCC2
39
P3.0/RxD/S0
58
P3.1/TxD/S1
57
P3.2
56
P3.4/T0
54
P0.0
43
P0.1
44
P0.2
45
P0.3
46
P0.4
47
P0.5
48
P0.6
49
P0.7
50
VCC3
62
SUSP
16
P1.0
31
P1.1
32
P1.2
33
P1.3
34
P1.4
35
P1.5
36
P1.6
40
P1.7
41
P2.0
22
P2.1
23
P2.2
25
P2.3
26
P2.4
27
P2.5
28
P2.6
29
P2.7
30
VREN
38
VDDOUT
37
S2
8
S3
9
P3.3/INT1#
55
P3.5
53
P3.6
52
P3.7
51
SELF/BUS
21
TEST2
20
1
1
2
2
3
3
4
4
6
6
7
7
63
63
64
64
U1
TUSB3210
U1
TUSB3210
D25
LEDGREEN
D25
LEDGREEN
1
2
R86
100k
R86
100k
1
2
R123
301
R123
301
1 3
2
JP_3_3JP_3_3
C43 1uF C43 1uF
1
2
R21
15K
R21
15K
C70 10uF/6.3V C70 10uF/6.3V
D33
LEDGREEN
D33
LEDGREEN
C40 0.1uF C40 0.1uF
3 1 2 4
5 6
+5V
DM DP
GND
J1
T
ypeBUSB-Shield
+5V
DM DP
GND
J1
T
ypeBUSB-Shield
D26
LEDGREEN
D26
LEDGREEN
C73
10uF/6.3V
C73
10uF/6.3V
1 2
R59 10k R59 10k
P5
GND
P5
GND
1
2
R30
1.5k
R30
1.5k
1
2
R103
301
R103
301
C68
10uF/6.3V
C68
10uF/6.3V
1
2
12MHZ1
SE3409-ND
12MHZ1
SE3409-ND
C33 1uF C33 1uF
D34
LEDGREEN
D34
LEDGREEN
1
2
L8
BLM15HD102SN1D
L8
BLM15HD102SN1D
C47 0.1uF C47 0.1uF
1 2
R1
18
49.9 R1
18
49.9
1
2
3
J3J3
C81
10uF/6.3V
C81
10uF/6.3V
1 2
4 3
5
RESET1RESET1
C41 0.1uF C41 0.1uF
1 2 R108 4.7k R108 4.7k
D9
MBRS2040L
T3
D9
MBRS2040L
T3
1
2
R1
14
301
R1
14
301
1
2
R53 1.5k R53 1.5k
CDCE62005EVM Board Schematic Diagram
www.ti.com
Low Phase Noise Clock Evaluation Module — up to 1.5 GHz 10 SCAU024 – September 2008
Submit Documentation Feedback