Terasic TSOM, Manual

Page: 34 / 62

TSoM Evaluation
Kit User Manual 33
www.terasic.com
July 26, 2019
ADC_SDO PIN_94 PIN_Y13
Serial Data Out
(ADC to FPGA)
3.3V
5
5
.
.
4
4
H
H
D
D
M
M
I
I
T
T
X
X
I
I
n
n
t
t
e
e
r
r
f
f
a
a
c
c
e
e
The development board provides High Performance HDMI Transmitter via the Analog Devices
ADV7513 which incorporates HDMI v1.4 features, including 3D video support, and 165 MHz
supports all video formats up to 1080p and UXGA. The ADV7513 is controlled via a serial I2C bus
interface, which is connected to pins on the Cyclone V SoC FPGA. A schematic diagram of the
audio circuitry is shown in
Figure 5-8 . Detailed information on using the ADV7513 HDMI TX is
available on the manufacturer’s website, or under the Datasheets\HDMI folder on the Kit System
CD.
Table 5-7 lists the HDMI Interface pin assignments and signal names relative to the Cyclone V SoC
device.
Figure 5-8 Connections between the Cyclone V SoC FPGA and HDMI Transmitter Chip
Table 5-7 HDMI Pin Assignments, Schematic Signal Names, and Functions
Signal Name
260-pin Edge Connector
Pin No.
FPGA Pin No. Description I/O Standard
HDMI_TX_D0 PIN_221 PIN_AC4 Video Data bus 3.3-V
HDMI_TX_D1 PIN_223 PIN_AD4 Video Data bus 3.3-V
HDMI_TX_D2 PIN_227 PIN_AD5 Video Data bus 3.3-V
HDMI_TX_D3 PIN_229 PIN_AE6 Video Data bus 3.3-V
HDMI_TX_D4 PIN_233 PIN_AF5 Video Data bus 3.3-V
HDMI_TX_D5 PIN_235 PIN_AF6 Video Data bus 3.3-V
HDMI_TX_D6 PIN_185 PIN_AH3 Video Data bus 3.3-V
HDMI_TX_D7 PIN_187 PIN_AH2 Video Data bus 3.3-V
HDMI_TX_D8 PIN_191 PIN_AE4 Video Data bus 3.3-V
HDMI_TX_D9 PIN_193 PIN_AF4 Video Data bus 3.3-V
HDMI_TX_D10 PIN_197 PIN_AE7 Video Data bus 3.3-V