Supermicro SUPERSERVER 6036ST-6LR, User Manual, Page: 92 / 110

7-14
S
UPER
S
ERVER 6036ST-6LR User's Manual
32Bit Data Transfer
Select Enable to enable the function of 32-bit IDE data transfer. The options are
Enabled
and Disabled.
IDE Detect Timeout (sec)
Use this feature to set the time-out value for the BIOS to detect the ATA, ATAPI
devices installed in the system. The options are 0 (sec), 5, 10, 15, 20, 25, 30, and
35
.

PCI/PnP Confi guration
Clear NVRAM
This feature clears the NVRAM (Non-Volatile Random Access Memory) during
system boot. The options are
No
and Yes.
Plug & Play OS
Selecting Yes allows the OS to con fi gure Plug & Play devices. (This is not required
for system boot if Plug & Play is supported by your OS.) Select
No
to allow the AMI
BIOS to con fi gure all devices in the system.
PCI Latency Timer
This feature sets the latency Timer of each PCI device installed on a PCI bus. Select
64 to set the PCI latency to 64 PCI clock cycles. The options are 32,
64
, 96, 128,
160, 192, 224 and 248.
PCI IDE BusMaster
When enabled, the BIOS uses PCI bus mastering for reading/writing to IDE drives.
The options are Disabled and
Enabled.
Load Onboard LAN1 Option ROM/Load Onboard LAN2 Option ROM
Select Enabled to enable the onboard LAN1 or LAN2 Option ROM. This is to boot
computer using a network interface. The options are Enabled and
Disabled.

Super IO Device Confi guration
Serial Port1 Address
This option speci fi es the base I/O port address and the Interrupt Request address of
Serial Port 1. Select Disabled to prevent the serial port from accessing any system
resources. When this option is set to Disabled, the serial port physically becomes
unavailable. Select 3F8/IRQ4 to allow the serial port to use 3F8 as its I/O port ad-
dress and IRQ 4 for the interrupt address. The options are Disabled,
3F8/IRQ4
,
3E8/IRQ4, 2E8/IRQ3.