– 58 –
•
BASE MAIN BOARD IC651 (DSP) D16551B11AQC (SPP-A2480) D16051B11AQC (SPP-S2430)
Pin No.
Pin Name
I/O
Description
1 to 11
AGPIO5 to
AGPIO15
I/O
Not used (open)
12
VCC
—
Power supply terminal (+5V)
13
GND
—
Ground terminal
14 to 24
EGPIO0 to
EGPIO10
I/O
Not used (open)
25
SHDO
O
Serial data output to the system controller (IC251)
26
SHRNW
I
Data read/write selection signal input from the system controller (IC251)
“L”: data write, “H”: data read
27
SHSC
I
Serial data transfer clock signal input from the system controller (IC251)
28
GND
—
Ground terminal
29
SHDI
I
Serial data input from the system controller (IC251)
30
ACKN
O
Acknowledge signal output to the system controller (IC251) “L” active
31
GNDPA
—
Ground terminal
32
SPOUTP
O
Analog audio signal (+) output to the speaker
33
SPOUTN
O
Analog audio signal (–) output to the speaker
34
VCCPA
—
Power supply terminal (+5V)
35
HSOUT
O
Transmit data output to the CODEC (IC231)
36
LOUT
O
Receive data output terminal
37
VCCA
—
Power supply terminal (+5V)
38
LIN
I
Transmit data input terminal
39
LGS
O
Feedback output of transmit data input signal
40
DCIN
I
Not used (open)
41
CIDIN
I
Caller ID detection signal (–) input terminal
42
CIDIP
I
Caller ID detection signal (+) input terminal
43
CIDO
O
Feedback output of caller ID detection input signal
44
HMGS
O
Feedback output of receive data input signal
45
HMIN
I
Receive data input from the CODEC (IC231)
46
GNDA
—
Ground terminal
47
MIN
I
Analog audio signal input from the microphone
48
MGS
O
Feedback output of analog audio input signal
49
VREF
O
Reference voltage output terminal
50
PLLGND
—
Ground terminal (for internal PLL)
51
PLLVCC
—
Power supply terminal (+5V) (for internal PLL)
52
VRTC
—
Power supply terminal (+5V) (for internal real time clock)
53
XOUT
O
System clock output terminal (4.096 MHz)
54
XIN
I
System clock input terminal (4.096 MHz)
55
GND
—
Ground terminal
56
RSTN
I/O
Reset signal input from the system controller (IC251) “L”: reset
Write protect signal output to the flash memory (IC671) “L”: protect
(Write protect signal output: used for the SPP-A2480 model)
57
PDN
I
Power down control signal input from the system controller (IC251) “L”: power down
58
FCSN
O
Chip enable signal output to the flash memory (IC671) “L” active
(Used for the SPP-A2480 model)
59
GPIO1
O
Not used (open)
60
HCSN
I
Chip select signal input from the system controller (IC251) “L” active