CP2130-EK
Rev. 0.2
21
10.1. CP2130 Evaluation Board Components
Numerous input/output (I/O) connections are provided to facilitate prototyping using the evaluation board. Refer to
Figure 19 for the locations of the various I/O connectors. For each header in Figure 19, Pin 1 is indicated with a
square pin. Refer to Figure 20 for a complete schematic.
D1–D9
Green GPIO.0–GPIO.8 LEDs
D10
Green GPIO0.9 (SUSPEND) LED
D11
Red GPIO.10 (SUSPEND) LED
J3
CP2400 AB LCD header
J4
SPI monitor header
J5
Mini-USB connector
J6
Power and SPI test points
JP1
VREGIN input header
JP3–JP5
LED headers
JP6
SPI loopback header
JP9
ADC VDD header
JP10
ADC channel input header
JP11
ADC chip-select header
JP12
EEPROM VDD header
JP13
EEPROM chip-select header
JP16
ADC RST header
JP17
Event counter input header
JP18
RTR button header
JP19
SPI monitor chip-select input header
JP21
ADC SPI header
JP22
VIO header
R18
Potentiometer
S1
RESET button
S2
RTR button
S3
EVENT button
Figure 19. CP2130 Evaluation Board with Default Shorting Blocks Installed
TO CP2400 AB LCD
VIO
ADC
AIN0
AIN1
AIN2
AD
C
ADC
EEPROM
VIO
CS2
EEPROM
RTR
BUTTON
POT
TEMP
CLKOUT
CLKOUT
EVTCNTR
BUTTON
CS0
VDD
VIO
MOSI
MISO
VDD
VREGIN
VBUS
RESET SLAVE
GPIO7
CP2130
LOOPBACK
MOSI
SCK
MISO
CS2
CS1
CS0
D11
D10
S1
S2
S3
D9
D8
D7
D6
D5
D4
D3
D2
D1
RTR
EVENT
U1
U4
U2
J6
SILICON LABS
www.silabs.com
JP22
JP16
JP6
JP13
JP12
JP18
JP11
JP9
JP1
JP17
JP3
JP19
J4
JP21
JP10
J5
RESET
R18
CP2130 EB
GND
VDD
VIO
VDDSW
VREGIN
VBUS
SCK
MOSI
MISO
GND
JP4
JP5
SP
I M
O
N
IT
O
R
J3