37
LC-32LD145
LC-39LD145
26
6. DDR3 SDRAM 1Gb G-die
6.1 Description:
The 1Gb DDR3 SDRAM G-die is organized as a 8Mbit x 16 I/Os x 8banks device. This
synchronous device achieves high speed double-data-rate transfer rates of up to
2133Mb/sec/pin(DDR3-2133)for general applications. The chip is designed to comply with
the following key DDR3 SDRAM features such as posted CAS, Programmable CWL,
Internal (Self) Calibration, On Die Termination using ODT pin and Asynchronous Reset . All
of the control and address inputs are synchronized with a pair of externally supplied
differential clocks. Inputs are latched at the crosspoint of differential clocks (CK rising and
CK falling). All I/Os are synchronized with a pair of bidirectional strobes (DQS and DQS) in
a source synchronous fashion. The address bus is used to convey row, column, and bank
address information in a RAS/CAS multiplexing style. The DDR3 device operates with a
single 1.5V ± 0.075V power supply and 1.5V ± 0.075V VDDQ. The 1Gb DDR3 G-die device
is available in 96ball FBGA(x16).
6.2 Features
• JEDEC standard 1.5V ± 0.075V Power Supply
• VDDQ = 1.5V ± 0.075V
• 533MHz fCK for 1066Mb/sec/pin, 667MHz fCK for 1333Mb/sec/pin,
800MHz fCK for 1600Mb/sec/pin, 933 MHz fCK for 1866Mb/sec/pin,
1066 MHz fCK for 2133Mb/sec/pin
• 8 Banks
• Programmable CAS Latency(posted CAS): 5, 6, 7, 8, 9, 10, 11, 12,
13, 14
• Programmable Additive Latency: 0, CL-2 or CL-1 clock
• Programmable CAS Write Latency (CWL) = 6 (DDR3-1066), 7
(DDR3-1333), 8 (DDR3-1600), 9 (DDR3-1866), 10 (DDR3-2133)
• 8-bit pre-fetch
• Burst Length: 8 (Interleave without any limit, sequential with starting
address “000” only), 4 with tCCD = 4 which does not allow seamless
read or write [either On the fly using A12 or MRS]
• Bi-directional Differential Data-Strobe
• Internal(self) calibration : Internal self calibration through ZQ pin
(RZQ : 240 ohm ± 1%)
• On Die Termination using ODT pin
• Average Refresh Period 7.8us at lower than TCASE 85°C, 3.9us at
85°C < TCASE < 95 °C
• Asynchronous Reset
• Package : 96 balls FBGA - x16
• All of Lead-Free products are compliant for RoHS
• All of products are Halogen-free
Summary of Contents for LC-32LD145K
Page 12: ...12 LC 39LD145 LC 32LD145 English 21 Dimensional Drawings LC39LD145 ...
Page 15: ...15 LC 32LD145 LC 39LD145 3 Remove Speaker Wire 4 Remove AC Cord ...
Page 17: ...17 LC 32LD145 LC 39LD145 4 1 1 General Block Diagram 0 1 ...
Page 18: ...18 LC 39LD145 LC 32LD145 5 1 2 MB82 Placement of Blocks 0 2 ...
Page 21: ...21 LC 32LD145 LC 39LD145 ...
Page 22: ...22 LC 39LD145 LC 32LD145 ...
Page 23: ...23 LC 32LD145 LC 39LD145 ...
Page 24: ...24 LC 39LD145 LC 32LD145 11 2 4 Pinning ...
Page 25: ...25 LC 32LD145 LC 39LD145 ...
Page 26: ...26 LC 39LD145 LC 32LD145 14 TS4962M optional 2 5W ...
Page 35: ...35 LC 32LD145 LC 39LD145 ...
Page 36: ...36 LC 39LD145 LC 32LD145 ...
Page 38: ...38 LC 39LD145 LC 32LD145 27 x16 Package Pinout Top view 96ball FBGA Package ...
Page 39: ...39 LC 32LD145 LC 39LD145 28 7 SCALER AND LVDS SOCKETS 7 1 LVDS sockets Block Diagram ...
Page 41: ...41 LC 32LD145 LC 39LD145 30 8 1 2 Features 8 1 3 Block Diagram ...
Page 42: ...42 LC 39LD145 LC 32LD145 31 8 1 4 Pinning ...
Page 44: ...44 LC 39LD145 LC 32LD145 33 8 2 3 Block Diagram 8 2 4 Pinning ...
Page 45: ...45 LC 32LD145 LC 39LD145 34 ...
Page 48: ...48 LC 39LD145 LC 32LD145 37 10 3 VGA CN711 10 4 SCART SC1 ...
Page 51: ...51 LC 32LD145 LC 39LD145 11 3 Options Options 1 RET BACK RET BACK Options 2 ...
Page 52: ...52 LC 39LD145 LC 32LD145 11 5 Source Settings 11 4 Tuning Settings RET BACK ...
Page 79: ...79 LC 32LD145 LC 39LD145 POWER BOARD 17IPS20 39 1 2 ...
Page 80: ...80 LC 32LD145 LC 39LD145 POWER BOARD 17IPS20 39 2 2 ...
Page 107: ...107 LC 32LD145 LC 39LD145 ...