Sharp AQUOS LC-42AD5E, Service Manual

Page: 65 / 144

LC-42AD5E/RU/S
5 – 8
28 CSCL I Configuration I2C Clock. 5 V Tolerant
27 CSDA I/O Configuration I2C Data. 5 V Tolerant
103 SCDT O Indicates active video at HDMI input port
107 CLK48B I/O Data Bus Latch Enable
34 R0PWR5V I Port 0 Transmitter Detect. 5V Tolerant
33 R1PWR5V I Port 1 Transmitter Detect. 5V Tolerant
101 RSVDL I Reserved, must be tied LOW
56 RSVD_A Reserved Pin, leave unconnected
6, 7, 8, 10, 11, 12, 13, 14, 17, 18,
19, 20, 81, 82, 83, 87, 93, 100
NC No internal connection
9 EVNODD O Indicates. Even or Odd field for interlaced formats. Polarity programmable in register
Differential Signal Data Pins
40 R0XC+ I
HDMI Port 0. TMDS input clock pair
39 R0XC- I
44 R0X0+ I
HDMI Port 0. TMDS input data pair
43 R0X0- I
48 R0X1+ I
HDMI Port 0. TMDS input data pair
47 R0X1- I
52 R0X2+ I
HDMI Port 0. TMDS input data pair
51 R0X2- I
59 R1XC+ I
HDMI Port 1. TMDS input clock pair
58 R1XC- I
63 R1X0+ I
HDMI Port 1. TMDS input data pair
62 R1X0- I
67 R1X1+ I
HDMI Port 1. TMDS input data pair
66 R1X1- I
71 R1X2+ I
HDMI Port 1. TMDS input data pair
70 R1X2- I
Power and Ground Pins
22, 23, 35, 74, 79, 92, 105, 114,
128, 139
CVCC18 — Digital Logic VCC
21, 24, 36, 73, 80, 91, 106, 115,
127, 138
CGND — Digital Logic GND
5, 16, 26, 76, 89, 109, 122, 134 IOVCC — Input/Output Pin Supply (3.3V)
4, 15, 25, 75, 90, 108, 120, 135 IOGND — Input/Output Pin Ground
38, 42, 46, 50, 57, 61, 65, 69 AVCC — TMDS Analog VCC
41, 45, 49, 53, 60, 64, 68, 72 AGND — TMDS Analog GND
37 PVCC0 — TMDS Port 0 PLL VCC
55 PVCC1 — TMDS Port 1 PLL VCC
54 TMDSPGND — TMDS PLL GND
94 AUDPVCC18 — ACR PLL VCC
95 AUDPGND — ACR PLL GND
98 XTALVCC — ACR PLL Crystal Input VCC
99 REGVCC — ACR PLL Regulator VCC
Pin No. Pin Name I/O Pin Function