5. System Diagram
5. System Diagram
5.1. Block Diagram
Chorus4_Next
Co re
: 1G H z
/
250M H z
SY STEM
: 180M H z
DDR
: 660M H z
C ortex-
A 9M P
/
A R M 946ES
M A IN
B O A R D
NFC Option
Module
N A ND Flash (O S )
128M B
OPE
4Line LC D
OPE M ICO M
ST M 8L151M 8T6
NE TW O R K
RT L8211E -
V B -C G T
25M H z
DD R 3
C O N TR O LLE R
US B
DEV IC E
US B
H O ST
I2C X 3
M A C
U A R T X
4
SC F 1
SM PS
NEW Type3R
JC 44-00223B
C lock
G enerator
A SM 3P2863A
V C LK
U S B
CL K
M C LK
USB HU B
USB Direct
STEP
M O TO R
G PIO
DEBU G
EEPR O M
M 24512
64K B
N A ND FLA SH
SC A N I/F
A D C
PW M
C O N T
24V
5V
3CH DCD C
(1.1V, 1.2V,
3.3V )
SA TA
BLDC
M T
PickUp Step M T
Fuser Step M T
D uplex Step M T
SM PS FA N
M A IN FA N
Regi Clutch
M P Cl
utch
Re gi
FEE D
EXIT
B IN_FUL L
M P-EM PTY
PA PE R_
EM PTY
Paper
_LIM IT
P_SIZE
SC F 2
SC F 3
A1000
D IMM
256M B
HVPS
M H V, TH V ,
D EV_DC
FU SE R_BIA S
A -CRU M
ED I
SP I
I2C
LSU
FUSE R
FUSER
LS U
Con troll
er
SC F 4
5-1
Copyright© 1995-2017 SAMSUNG. All rights reserved.