Functional Overview
2.7U LAN Interface
Rev.1.01 2008.05.07
2-24
REJ11J0012-0101
2
2.7 LAN Interface
The SH7670 mounted on the SH7670 CPU board includes the Ethernet controller in compliance with MAC layer
standard of IEEE802.3. The PHY address is fixed to H'01 by the pin processing in the external circuit of
PHYA00-PHYA04 pin.
Figure 2.7.1 shows the LAN interface block diagram on the SH7670 CPU board.
Figure 2.7.1 LAN Interface Block Diagram
Summary of Contents for M3A-HS71
Page 4: ......
Page 7: ...Chapter1Overview Chapter1 Overview 1 1...
Page 15: ...2 1 Chapter2Functional Overview Chapter2 Functional Overview...
Page 47: ...3 1 Chapter3Operational Specifications Chapter3 Operational Specifications...
Page 69: ...A 1 Appendix SCHEMATICS...
Page 70: ...A 2 This is a blank page...
Page 78: ...This is a blank page...
Page 80: ...This is a blank page...