Renesas M3A-HS71, User Manual

Page: 28 / 82

Functional Overview
2.2.3 SH7670 Multiplex Pin Used on the SH7670 CPU Board
Rev.1.01 2008.05.07 2-14
REJ11J0012-0101
2
Table 2.2.15 Function Selection of SH7670 Multiplex Pin (Example for reference)
SH7670 Port Control Register Peripheral
Function
Pin
Register MD Bit Setting Value
SH7670
Multiplex Pin
BSC BS# PBCRL1 PB7MD0 = B'1 PB07/BS#
CS4# PBCRL1 PB6MD0 = B'1 PB06/CS4#
CS5B#/CE1A# PBCRL1 PB5MD[1:0] = B'01 PB05/CS5#/CE1A#/IRQ3/TEND1
CE2A# PBCRL1 PB4MD[1:0] = B'01 PB04/CE2A#/IRQ2/DACK1
CS6#/CE1B# PBCRL1 PB3MD[1:0] = B'01 PB03/CS6#/CE1B#IRQ1/DREQ1
CE2B# PBCRL1 PB2MD[1:0] = B'01 PB02/CE2B#/IRQ0
IOIS16# PBCRL1 PB1MD[1:0] = B'01 PB01/IOIS16#/SCL
WAIT# PBCRL1 PB0MD[1:0] = B'01 PB00/WAIT#/SDA
SCIF RTS2# PECRL2 PE11MD[1:0] = B'10 PE11/ST1_PWM/RTS2#
CTS2# PECRL2 PE10MD[1:0] = B'10 PE10/ST1_SYC/CTS2#
SCK2 PECRL2 PE9MD[1:0] = B'10 PE09/ST1_VLD/SCK2
TxD2 PECRL2 PE8MD[1:0] = B'10 PE08/ST1_REQ/TxD2
RTS1# PECRL1 PE5MD[1:0] = B'10 PE05/ST1_D5/RTS1#
CTS1# PECRL1 PE4MD[1:0] = B'10 PE04/ST1_D4/CTS1#
SCK1 PECRL1 PE3MD[1:0] = B'10 PE03/ST1_D3/SCK1
RxD1 PECRL1 PE2MD[1:0] = B'10 PE02/ST1_D2/RxD1
TxD1 PECRL1 PE1MD[1:0] = B'10 PE01/ST1_D1/TxD1
RxD2 PECRL1 PE0MD[1:0] = B'10 PE00/ST1_D0/RxD2
RTS0# PFCRL1 PF5MD[1:0] = B’10 PF05/ST0_D5/RTS0 #
CTS0# PFCRL1 PF4MD[1:0] = B’10 PF04/ST0_D4/CTS0#
SCK0 PFCRL1 PF3MD[1:0] = B’10 PF03/ST0_D3/SCK0
DMAC TEND0 PFCRL2 PF11MD[1:0] = B’10 PF11/ST0_PWM/TEND0
DACK0 PFCRL2 PF10MD[1:0] = B’10 PF10/ST0_SYC/DACK0
DREQ0 PFCRL2 PF9MD[1:0] = B’10 PF09/ST0_VLD/DREQ0
TEND1 PBCRL1 PB5MD[1:0] = B’11 PB05/CS5#/CE1A#/IRQ3/TEND1
DACK1 PBCRL1 PB4MD[1:0] = B’11 PB04/CE2A#/IRQ2/DACK1
DREQ1 PBCRL1 PB3MD[1:0] = B’11 PB03/CS6#/CE1B#/IRQ1/DREQ1
SSI SSIWS1 PECRL1 PE7MD[1:0] = B'10 PE07/ST1_D7/SSIWS1
SSIDATA1 PECRL1 PE6MD[1:0] = B'10 PE06/ST1_D6/SSIDATA1
SSISCK1 PECRL2 PE13MD[1:0] = B’10 ST1_CLKIN/SSISCK1
SSIWS0 PFCRL1 PF7MD[1:0] = B'10 PF07/ST0_D7/SSIWS0
SSIDATA0 PFCRL1 PF6MD[1:0] = B'10 PF06/ST0_D6/SSIDATA0
SSISCK0 PFCRL2 PF13MD[1:0] = B’10 ST0_CLKIN/SSISCK0
AUDIO_CLK PECRL2 PE12MD[1:0] = B’10 ST1_VCO_CLKIN/AUDIO_CLK
INTC IRQ7# PDCRL1 PD7MD[1:0] = B'01 PD07/IRQ7#/SDCLK
IRQ6# PDCRL1 PD6MD[1:0] = B'01 PD06/IRQ6#/SDCMD
IRQ5# PDCRL1 PD5MD[1:0] = B'01 PD05/IRQ5#/SDCD
IRQ4# PDCRL1 PD4MD[1:0] = B'01 PD04/IRQ4#SDWP
IRQ3# PDCRL1 PD3MD[1:0] = B'01 PD03/IRQ3#/SDDAT3
IRQ2# PDCRL1 PD2MD[1:0] = B'01 PD02/IRQ2#/SDDAT2
IRQ1# PDCRL1 PD1MD[1:0] = B'01 PD01/IRQ1#/SDDAT1
IRQ0# PDCRL1 PD0MD[1:0] = B'01 PD00/IRQ0#/SDDAT0
IRQ3 PBCRL1 PB5MD[1:0] = B'10 PB05/CS5#/CE1A#/IRQ3/TEND1
IRQ2 PBCRL1 PB4MD[1:0] = B'10 PB04/CE2A#/IRQ2/DACK1
IRQ1 PBCRL1 PB3MD[1:0] = B'10 PB03/CS6#/CE1B#/IRQ1/DREQ1
IRQ0 PBCRL1 PB2MD[1:0] = B'10 PB02/CE2B#/IRQ0