LPWA Module Series
BG950A-GL&BG951A-GL_Hardware_Design
9 /89
Figure Index
Figure 1: Functional Diagram of BG950A-GL
Figure 2: Pin Assignment of BG950A-GL (Top View)
..........................................................................................
Figure 3: Sleep Mode Application via UART Interface
........................................................................................
Figure 4: Power Supply Limits During Burst Transmission
................................................................................
Figure 5: Star Structure of the Power Supply
Figure 6: Turn on the Module by Using Driving Circuit
.......................................................................................
Figure 7: Turn on the Module by Using Keystroke
..............................................................................................
Figure 10: Reference Circuit of RESET_N with Driving Circuit
.........................................................................
Figure 11: Reference Circuit of RESET_N with A Button
...................................................................................
Figure 13: Reference Circuit of PON_TRIG
Figure 14: Reference Circuit of (U)SIM Interface with an 8-Pin (U)SIM Card Connector
Figure 15: Reference Circuit of (U)SIM Interface with a 6-Pin (U)SIM Card Connector
...............................
Figure 16: Reference Circuit of USB Application
.................................................................................................
Figure 17: Reference Circuit of PCM Interface
....................................................................................................
Figure 18: Reference Circuit with Translator Chip
...............................................................................................
Figure 19: Reference Circuit with Transistor Circuit
............................................................................................
Figure 20: Reference Circuit of the PSM Status Indication
................................................................................
Figure 21: Reference Circuit of Network Status Indication
................................................................................
Figure 22: Reference Circuits of STATUS
Figure 23: Reference Circuit for Main Antenna Interface
...................................................................................
Figure 24: Reference Circuit of GNSS Antenna
...................................................................................................
Figure 25: Microstrip Design on a 2-layer PCB
....................................................................................................
Figure 26: Coplanar Waveguide Design on a 2-layer PCB
................................................................................
Figure 27: Coplanar Waveguide Design on a 4-layer PCB (Layer 3 as Reference Ground)
Figure 28: Coplanar Waveguide Design on a 4-layer PCB (Layer 4 as Reference Ground)
Figure 29: Dimensions of the U.FL-R-SMT Connector (Unit: mm)
...................................................................
Figure 30: Mechanicals of U.FL-LP Connectors
..................................................................................................
Figure 31: Space Factor of Mated Connector (Unit: mm)
..................................................................................
Figure 32: Module Top and Side Dimensions (Unit: mm)
...................................................................................
Figure 33: Module Bottom Dimensions (Bottom View, Unit: mm)
.....................................................................
Figure 34: Recommended Footprint (Top View)
..................................................................................................
Figure 35: Top & Bottom Views of the Module
Figure 36: Recommended Reflow Soldering Thermal Profile
...........................................................................
Figure 37: Tape Specifications