Quectel AF50T, Hardware Design

Page: 19 / 55

Wi-Fi&BT Module Series
AF50T Hardware Design
AF50T_Hardware_Design 18 / 52
WLAN FEM during
WLAN sleep mode
V
IL
max = 0.63 V
V
IH
min = 1.17 V
V
IH
max = 2.1 V
If unused, keep this
pin open.
LAA_TXEN* 41 DI
WLAN XFEM control
LAA TX enable
V
IL
min = -0.3 V
V
IL
max = 0.63 V
V
IH
min = 1.17 V
V
IH
max = 2.1 V
1.8 V power domain.
If unused, keep this
pin open.
LAA_RX* 81 DI
WLAN XFEM control
for LAA receiver
V
IL
min = -0.3 V
V
IL
max = 0.63 V
V
IH
min = 1.17 V
V
IH
max = 2.1 V
1.8 V power domain.
If unused, keep this
pin open.
WLAN_TXEN* 42 DO
WLAN XFEM control
for WLAN TX enable
V
OL
max = 0.45 V
V
OH
min = 1.35 V
1.8 V power domain.
If unused, keep this
pin open.
PA_MUTE* 80 DI
WLAN XFEM control
to disable WLAN PA
V
IL
min = -0.3 V
V
IL
max = 0.63 V
V
IH
min = 1.17 V
V
IH
max = 2.1 V
1.8 V power domain.
If unused, keep this
pin open.
RF Antenna Interfaces
Pin Name
Pin
No.
I/O Description DC Characteristics Comment
ANT_WIFI0 28 IO
BT and 2.4/5 GHz
WLAN antenna
interface 0
50 Ω impedance
ANT_WIFI1 33 IO
2.4/5 GHz WLAN
antenna interface 1
50 Ω impedance
ANT_BT 25 IO
Reserved dedicated
BT antenna interface
50 Ω impedance
WLAN_SLP_CLK Interface
Pin Name
Pin
No.
I/O Description DC Characteristics Comment
WLAN_SLP_C
LK
15 DI
External 32.768 kHz
sleep clock input
V
IL
min = -0.3 V
V
IL
max = 0.63 V
V
IH
min = 1.17 V
V
IH
max = 2.1 V
1.8 V power domain.
RESERVED Interfaces
Pin Name Pin No. Comment
RESERVED
3, 4, 5, 8, 10, 17, 18, 21, 40, 48, 49, 50, 53, 55, 58, 60, 61,62,
64, 65, 68, 71–73, 79
Keep these pins
open.